We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 885

FPGA Configuration - Express Mode bit stream loaded to the same pins as Peripheral Download


General Description:

How are the bytes loaded to the data pins for Express Mode?


The Express Mode is supported by the XC5200, XC4000XLA and Spartan-XL only.

The Express configuration mode downloads data at a frequency of a byte per configuration clock. The order this byte is downloaded is the same as it would be downloaded in Peripheral Configuration Mode. The MSB of the bit file goes to D0, and the LSB of each of the bit files goes to D7.

For Example:

The First two bytes of data in the 5200 bit file are:

The Fill Byte: 11111111

The Preamble: 11110010

Therefore the first byte of data would be:

D0=1 , D1=1, D2=1, D3=1, D4=1, D5=1, D6=1, D7=1

And the second byte of data would be:

D0=1 , D1=1, D2=1, D3=1, D4=0, D5=0, D6=1, D7=0

AR# 885
Date 05/07/2014
Status Archive
Type General Article