UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8987

4.1i XST - "ERROR:Xst - file_name.v Line xx. Port 'xx' not declared."

Description

Keywords: Verilog, port, declared, module, list

Urgency: Standard

General Description:
An incomplete port listing:

module MOD20 (a, b, c);

input b;
output c;

generates the following error message in XST:

ERROR:Xst - file_name.v Line xx. Port 'xx' not declared.

Solution

To avoid this error, correct the port listing to:

module MOD20 (a, b, c);

input a, b;
output c;
AR# 8987
Date Created 04/06/2000
Last Updated 08/06/2003
Status Archive
Type General Article