General Description: Clock signals (or other regular signals) are distorted when I print them from the Foundation Simulator. These signals appear correctly in the waveform view (on screen) of the simulator.
However, when they are printed, the signals seem to have the wrong duty-cycle (although positive edges appear to line up correctly on a number of signals).
Solution
To work around this problem, increase the number of pages that are printed. This will decrease the scaling effect of the printout.
Was this Answer Record helpful?
AR# 9032
Date
08/12/2003
Status
Archive
Type
General Article
By using this website, I accept the use of cookies.
Learn more