General Description: In a hierarchical VHDL design where there are multiple entities per file, Project Navigator might choose the wrong entity as the top level. Currently, Project Navigator, picks the last entity in the file as the top-level module. This can result in incorrect synthesis results.
Solution
In order to avoid synthesis issues, users must place the top-level entity last in the file.