What is the setup time for the select pin (S) of BUFGMUX or the enable (CE) pin of BUFGCE?
The referenced data sheets below include the following statement in the BUFGCE section:
"CE must not change during a short setup window just prior to the rising clock edge on the BUFGCE input I. Violating this setup time requirement can result in an undefined runt pulse output."
The referenced data sheets below include the following statement in the BUFGMUX section :
"The two clock inputs can be asynchronous with regard to each other, and the S input can change at any time, except for a short setup time prior to the rising edge of the presently selected clock; that is, prior to the rising edge of the BUFGMUX output O.
Violating this setup time requirement can result in an undefined runt pulse output."
Go to Module Descriptions -> Detailed Functional Description
Go to Module Descriptions -> Functional Description
The setup time of the Select pin (S) or the Enable pin (CE) is reported by the Timing Analyzer or TRCE as Tgsi0 and Tgsi1.
This value is reported as part of the data vs clock path analysis (for example, when an "OFFSET IN" constraint is applied).