We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9149

ModelSim (MXE, SE, PE) - "ERROR: "Too many port connections - fatal error" (VHDL, Verilog)


General Description:

I am compiling a VHDL or Verilog design in ModelSim and encounter the following error message:

"Too many port connections - fatal error."


Ensure that there are no unused signals declared in the port list.

ModelSim gives this error if the number of connections in the port mapping are different than those in the module/entity being instantiated.

AR# 9149
Date 12/15/2012
Status Active
Type General Article