Description

General Description:

I am compiling a VHDL or Verilog design in ModelSim and encounter the following error message:

"Too many port connections - fatal error."

Solution

Ensure that there are no unused signals declared in the port list.

ModelSim gives this error if the number of connections in the port mapping are different than those in the module/entity being instantiated.