We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9250

3.1i Virtex-E PAR - PAR runs out of memory on a design with offset in constraints


Urgency: Hot

General Desciption:

A case has been seen where timing analysis runs out of memory

while processing a design with OFFSET IN constraints. During

place and route, the symptom is an out of memory failure during

"initial timing analysis".


AThis change is available in the latest 3.1i Service Pack available at:


AR# 9250
Date 01/18/2010
Status Archive
Type General Article
Page Bookmarked