UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9349

3.1i Modular Design - Module-only simulation netlist will have wrong port names in most cases

Description

Keywords: modular, module, simulation, simulate, port, names

Urgency: Standard

General Description: In the active module implementation phase, the
module-only simulation netlist produced by "ngdanno -module" will
usually have the wrong port names. Anno creates a port for each NCD
signal that is designated as a module port, and names it after the NCD
signal. However, there is no assurance that the NCD signal name will
match the original port name -- in fact, it will match only if the top-level
wrapper connects a signal with a matching name to each port (from
above). If the top-level wrapper is created via synthesis, this will probably
not be the case.

Solution

This problem will be fixed in the first 3.1i quarterly release, currently
scheduled for August, 2000.
AR# 9349
Date Created 05/23/2000
Last Updated 08/19/2002
Status Archive
Type General Article