UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 9357: 3.1i Virtex FPGA Editor - Adding a pin to GLOBAL_LOGIC signal leads to crash.

AR# 9357

3.1i Virtex FPGA Editor - Adding a pin to GLOBAL_LOGIC signal leads to crash.

Description

Keywords: FPGA Editor, fpga_editor, add, pin, PWR, GND

Urgency: Standard

General Description:
After adding a pin to GLOBAL_LOGIC net, the tool crashes.

Solution

This change is available in the latest 3.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates/
AR# 9357
Date 08/15/2002
Status Archive
Type General Article

By using this website, I accept the use of cookies.   Learn more

Page Bookmarked