UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9576

3.1i Foundation ISE - XST Synthesis Options are not verified before synthesis

Description

Keywords: Synthesis, XST, Project Navigator, verify, timing, BUFG

Urgency: Standard

General Description:
Project Navigator allows the entry of any value for the following properties/options; these values are not verified before synthesis to ensure that they are valid:

Maximum Global Buffers (BUFG)
Speed Grade for Timing Analysis

Valid choices for each option are listed below.

Solution

1

Speed Grade for Timing Analysis:

Virtex: 4,5,6
Virtex-E: 6,7,8
Virtex-II: 4,5,6
Spartan-II: 5,6

2

Maximum Global Buffers:

Virtex: 0, 1, 2, 3, 4
Virtex-E: 0, 1, 2, 3, 4
Virtex-II: 0, 1, 2, 3, 4, 5, 6, 7, 8
Spartan-II: 0, 1, 2, 3, 4
AR# 9576
Date Created 06/26/2000
Last Updated 01/16/2003
Status Archive
Type General Article