UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 9636: 3.1i COREGEN - Foundation ISE Symbol file not generated for Single/Dual port Block Ram cores with coefficient files.

AR# 9636

3.1i COREGEN - Foundation ISE Symbol file not generated for Single/Dual port Block Ram cores with coefficient files.

Description

Keywords: Foundation ISE, Block Memory, .coe, ECS, Schematic, Symbol,

Urgency: Standard

General Description:
When trying to generate Single or Dual Port Block Memory from
Core Generator, the Schematic Symbol file (.sym) for the Foundation
ISE schematic capture tool will not be generated if the .coe file
is specified. A symbol file will be generated if the .coe file is not
used.

Solution

A workaround is to first generate a core without specifying the .coe file; this will
give the .sym file. Then re-generate the core again, specifying the .coe file.

AR# 9636
Date 08/23/2002
Status Archive
Type General Article