UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9752

3.x FPGA Express - Library logical name XILINXCORELIB is not mapped to a host directory. (VSS-1071) (FPGA-dm-hdlc-unknown)

Description

Keywords: XilinxCoreLib, map, library, VSS, 1071, CORE Generator, Coregen

Urgency: Standard

General Description:
FPGA Express gives the following error message when trying to simulate a core:

Synopsys FPGA Express 3.x: Library logical name XILINXCORELIB is not mapped to
a host directory. (VSS-1071) (FPGA-dm-hdlc-unknown)

Solution

This is caused by the absence of the following lines from the CORE Generator .vho
file before and after the XilinxCoreLib library declaration:

-- synopsys translate_off
-- synopsys translate_on

These statements tell Synopsys to ignore this library. The XilinxCoreLib is used for
simulation only, not for synthesis.
AR# 9752
Date Created 07/20/2000
Last Updated 08/11/2003
Status Archive
Type General Article