You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
3.1i XST - XST is not rewriting the EDIF netlists during incremental synthesis
Keywords: incremental, synthesis, EDIF, update, modular, design
When running XST with the incremental synthesis option selected, the EDIF files do
not get rewritten when a functional change is made to the HDL.
The workaround is to delete the EDIF file that belongs to the corresponding HDL
code. This problem will be fixed in a future version of the software.
Was this Answer Record helpful?