You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
4.1i XST - "WARNING:HDLParsers:533 - file_name Line #. Default values are ignored in synthesis."
Keywords: XST, synthesis, simulation, default, values, initial, VHDL
When default/initial values are declared, XST will issue the following warning:
"WARNING:HDLParsers:533 - file_name Line #. Default values are ignored in synthesis."
Default/initial values are for simulation purposes only. Synthesis cannot insert a value on a port that is meant to be a connection outside of the chip.
Was this Answer Record helpful?