UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 9920: 4.2i Foundation - An error reports: "ABORT @ ###"

AR# 9920

4.2i Foundation - An error reports: "ABORT @ ###"

Description

Keywords: ABORT, Synopsys, @, Aldec, FPGA Express

Urgency: Standard

General Description:
When I synthesize VHDL or Verilog in Foundation, the following error message is reported:

"Abort @ ###"

Solution

This error can be caused by the interface between FPGA Express and Foundation. Determine the true source of the problem by following these steps:

1. Open the design in the stand-alone mode of FPGA Express and synthesize the design. Is the "abort" message reported?

No: An issue with communication exists. Please open a WebCase with Xilinx Customer Service at:
http://support.xilinx.com/support/clearexpress/websupport.htm

Yes: Proceed as directed below.

2. Synthesize the modules one at a time to determine which module is causing the error.

3. Once you have located the module, comment out sections of code until the offending line is found. If the code is correct but is being interpreted incorrectly, please open a WebCase with Xilinx Customer Service at:
http://support.xilinx.com/support/clearexpress/websupport.htm
AR# 9920
Date 08/12/2003
Status Archive
Type General Article