Versal ACAP Design Process Documentation

Xilinx documentation is organized around a set of user design processes to help you find relevant content for your design needs. The high-level design processes are displayed below. Click on the design process of interest for more information. See the Versal Decision Tree for guided decision-making to help you identify the appropriate Versal design flow for your situation as well as detailed quick reference pages that link into these Design Processes.

AI Engine Development: Provides guidance for creating the AI Engine graph and kernels, library usage, simulation debugging and profiling, and algorithm development. Also includes the integration of the PL and AI Engine kernels.

Guided
Develop the AI Engine kernel, and graph Designing the AI Engine and Graph Designing the AI Engine and Graph Testing and Validating AI Engine Kernels and Graph in Vitis™ Libraries for AI Engine Integrating PL and AI Engine Kernels and PS Host Application ... Testing and Validating AI Engine kernels and Graph in Vitis™ Test and Validate the Design Using Hardware Emulation Integrating PL and AI Engine Kernels and PS Host Application in Vitis™ Testing and Validating the Design in Hardware Test and validate the design using hardware emulation Partitioning the AI Engine array Versal Design Partitioning (incl. AI Engine array) Verifying the algorithm, testing and validating AI Engine ker... Verifying the algorithm, testing and validating AI Engine kernels in Vitis™ Develop in MATLAB and Simulink using Vitis Model Composer Debugging Performance analysis, profiling Debugging in HW Debugging Performance analysis, profiling Performance analysis, profiling Debugging Debugging Develop the AI Engine kernel and graph Performance analysis and optimization Performance analysis and optimization Mapping GMIO and PLIO ports in the graph Integrating PL kernels into the graph Programming the PS host application Performance analysis System linking System packaging and deployment Designing the AI Engine and Graph Overview Testing and Validating the Design in Hardware Debugging in HW Performance analysis, profiling Mapping GMIO and PLIO ports in the graph Integrating PL kernels into the graph Programming the PS host application Performance analysis System linking System packaging and deployment
Pre-Filtered
Default Default Title Date