2. Support
  3. Hardware, IP, and Platform Development - Versal ACAP Design Process

Versal ACAP Design Process Documentation

Xilinx provides a breadth of documentation, resources, and methodologies to accelerate your development on the Versal architecture. If you’re not sure where to begin with Versal ACAPs, the Design Flow Assistant is an interactive guide to help you create a development strategy, while the Design Process Hubs are a visual and streamlined reference to all Versal documentation by design process.

HW, IP & Platform Development: Provides guidance for creating the PL IP blocks for the hardware platform, creating PL kernels (HLS or RTL), subsystem functional simulation, and evaluating the Vivado timing, resource and power closure. Also involves developing the hardware platform (fixed or extensible) for system integration.

Guided - Traditional
Create Custom PL IP Blocks and RTL Modules Create Custom PL IP Blocks and RTL Modules Evaluate the Vivado SP&R OOC Evaluate the Vivado SP&R OOC Create Custom PL IP Blocks and RTL Modules Next Steps Overview Overview Leverage existing IP Leverage existing IP Leverage existing IP Create Vitis™ platform for embedded software (If applicable) Leverage existing IP Design examples Adopt best RTL practice Adopt best RTL practice Perform functional verification Perform functional verification Block design creation Block design creation Leverage existing IP Simulation and implementation Adopt best RTL practice Embedded software development
Guided - Platform
Create PL Kernels Using RTL Create PL Kernels Using RTL Create PL Kernels Using HLS Create PL Kernels Using HLS Create PL Kernels Using HLS Create the Hardware Platform in Vivado® IP Integrator Create Vitis™ Platforms Understand the kernel requirements Understand the kernel requirements Package RTL code as PL kernels Package RTL code as PL kernels Introduction to Vitis platforms Introduction to Vitis platforms Creating an embedded platform Creating a Vitis™ platform Create PL Kernels Using RTL Create HW Platform in Vivado Understand the kernel requirements Create Vivado project with extensible Vitis™ platform enable Use Vitis HLS libraries Use Vitis™ HLS libraries Programming for Vitis™ HLS Programming for Vitis™ HLS Performance optimization Performance optimization Verifying the PL kernel Verifying the PL kernel Overview Overview Create Custom PL IP Blocks and RTL Modules Next Steps Leverage existing IP AI Engine Development Adopt best RTL practice Simulation and implementation Adopt best RTL practice Embedded software development
Pre-Filtered
Default Default Title Date