Summary

This application note describes the advantages of selecting a serial peripheral interface (SPI) flash as the configuration memory storage for the Xilinx 7 series FPGAs and the details for implementing the solution. This document includes the required connections between the FPGA and the SPI flash memory and the details necessary to select the proper SPI flash.

Programming the SPI Flash In-System provides details about using the ISE® Design Suite for in-system programming of the SPI flash via the FPGA. This allows for configuration flexibility during the debugging stages of development. The 7 series FPGAs can also be programmed in-system using the Vivado® Design Suite. More information on the Vivado tools can be found at [www.xilinx.com](http://www.xilinx.com). The designer should be familiar with [UG470, 7 Series FPGAs Configuration User Guide](http://www.xilinx.com) that contains additional information on FPGA configuration and details on other configuration methods.

Introduction

This application note addresses the two flows shown in Figure 1:

- Indirect SPI flash programming using the ISE Design Suite iMPACT tools.
- SPI flash configuration that delivers the FPGA configuration bitstream stored in a SPI flash memory to the 7 series FPGAs.

![Diagram](XAPP586_01_050412)

**Figure 1:** SPI Flash Configuration and Indirect Programming Flows

Xilinx FPGAs require that a configuration bitstream is delivered at power-up. The SPI flash memories use a 4-wire synchronous serial data bus. The SPI flash configuration requires only four pins, which allows 1- or 2-bit data width for delivery of the configuration bitstream. Newer SPI flash devices offer the option to use six pins to enable 4-bit data width, thereby decreasing configuration time appropriately. FPGA configuration via the SPI interface is a very low pin count configuration solution and many vendors have devices in a large range of density options.
Other options for FPGA configuration, such as a byte peripheral interface (BPI) parallel NOR flash, supports a wider configuration data bus that allows for faster configuration at power-up, however this mode requires a minimum of 25 pins.

Because parallel NOR flash devices have higher density options than SPI flash, BPI flash should be considered if the application requires large amounts of nonvolatile data storage or if several FPGA bitstreams need to be stored.

Xilinx also provides the ability to program the SPI flash in-system using the existing configuration connections between the SPI flash and the FPGA. The Xilinx iMPACT programming tool uses JTAG to configure the FPGA to enable a path between the configuration cable and the SPI flash. This allows design flexibility in a lab environment to easily program new configuration bitstreams into the SPI flash without removing the flash from the board and using an external desktop programmer.

The sections in this document are:

- **SPI Flash Basics**: Review of the SPI flash pin functions and device features.
- **SPI Flash Configuration Interface**: Details on the FPGA configuration interface with the SPI flash.
- **SPI Flash Configuration Time**: Details the steps for determining the maximum clock frequency.
- **SPI Flash Configuration Options**: Describes the options for generating the bitstream.
- **Preparing the SPI Flash Programming File**: Provides instructions to generate a SPI flash data file.
- **Programming the SPI Flash In-System**: Provides instructions to program the SPI flash.

---

**SPI Flash Basics**

This section reviews the SPI flash pins and their connections to 7 series FPGAs. Details about the SPI flash configuration options, such as density selection, data width, and FPGA configuration time, are also included.

Figure 2 shows the basic connectivity between 7 series FPGAs and the SPI flash with a x1 data width. The read and address instructions are sent from the FPGA to the SPI flash via the master-out-slave-in (MOSI) pin. The data is returned from the SPI flash via the master-in-slave-out (MISO) pin. SCK is the clock pin and SS is the active-Low slave select pin. A x2 data width has the same connections, however the MOSI becomes bidirectional and is used as an additional data pin.

In addition to the pins described above, the SPI flash can have additional pins that can be used to control other special functions. These additional pins can vary with the SPI flash vendor, however two common special function pins are hold and write protect. Newer SPI flash devices enable these hold and write protect pins with a dual function of additional data output pins to increase the data bus up to 4 bits.
Selecting an SPI Flash

The first criteria in selecting a SPI flash is density. For many designs this means selecting a flash device that is large enough to store the configuration bitstream of the target FPGA. For some designs, other considerations narrow the options of which flash to use, such as the need to store multiple bitstreams, or have a daisy chain of FPGAs to be configured, or configuration speed.

The minimum density required is always the size of the FPGA configuration bitstream. See UG470, 7 Series FPGAs Configuration User Guide for details. If the design requires multiple bitstreams, multiply the size of the bitstream accordingly. The Xilinx tools allow bitstream compression, however it is not recommended to rely on compression when determining SPI flash size because compression varies greatly with the user’s design and is not predictable.

Some designs require the FPGA to configure in a specified amount of time. In this case, the designer should consider using a SPI flash that allows for the fastest read-clock rate and ensuring the support of x4 data width read operations (sometimes called quad output fast read in SPI flash data sheets).

The designer also must consider the I/O voltage compatibility. The Artix™-7 and Kintex™-7 families support configuration I/O voltages up to 3.3V and the Virtex®-7 family supports up to 1.8V. The SPI flash vendors generally use the same voltage supply for the core voltage and the I/O voltage. However, some vendors can use a separate I/O voltage pin. The differences in the type of voltage supplies affect the ability to use different vendors as a second source.

The list of devices that are tested and supported by the Xilinx ISE tools can be found at: http://www.xilinx.com/cgi-bin/docs/rdoc?v=latest_isd;ise=isehelp_start.htm;a=pim_c_introduction_indirect_programming.htm

Most Artix-7 and all Spartan-7 devices require the Vivado tools for programming. See UG908, Vivado Design Suite User Guide: Programming and Debugging for a list of supported devices for these families.

Figure 3 shows the pins of the FPGA required for SPI flash configuration. Many of these pins are also required for other configuration methods and are not specific to SPI flash configuration.

---

### Table 1: SPI Flash Pin Names

<table>
<thead>
<tr>
<th>Pin Names Used in This Document</th>
<th>Alternate Pin Names Used by Other Vendors</th>
<th>Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCK</td>
<td>C, CLK</td>
<td>Clock for SPI flash instructions and data</td>
</tr>
<tr>
<td>MOSI</td>
<td>DQ0, DI, SI, IO0</td>
<td>Master out; slave in. Can be an additional data pin in x2 or x4 output modes</td>
</tr>
<tr>
<td>MISO</td>
<td>DQ1, IO1, SO, DO</td>
<td>Master in; slave out</td>
</tr>
<tr>
<td>SS</td>
<td>S/, CS/</td>
<td>Slave select</td>
</tr>
<tr>
<td>HOLD</td>
<td>DQ3, IO3</td>
<td>Hold or pause without deselecting the device. Can be an additional data pin in x4 output mode.</td>
</tr>
<tr>
<td>W</td>
<td>DQ2, WP/, IO2</td>
<td>Write protect portions of the SPI flash memory. Can be an additional data pin in x4 output mode.</td>
</tr>
</tbody>
</table>
Table 2 details the functions of the FPGA pins during SPI flash configuration. In addition to the pins mentioned in the SPI Flash Basics section, other configuration interface signals are shown which give status information and control of FPGA configuration.

Table 2: SPI Flash Configuration Pins

<table>
<thead>
<tr>
<th>FPGA Pin Name</th>
<th>FPGA Direction</th>
<th>Dedicated or Dual Purpose</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M[2:0]</td>
<td>Input</td>
<td>Dedicated</td>
<td>Determines the FPGA configuration mode. M[2:0] = 001 for master SPI flash mode. Connect each mode pin either directly, or via a 1 kΩ (or stronger) resistor, to VCCO_0 or GND.</td>
</tr>
<tr>
<td>DIN/D[01]</td>
<td>Input</td>
<td>Dual-Purpose</td>
<td>Receives data from the SPI flash MISO pin. In x1 mode, this is the only data input pin to the FPGA.</td>
</tr>
<tr>
<td>D[00]</td>
<td>Input/Output</td>
<td>Dual-Purpose</td>
<td>At the start of FPGA configuration, this pin drives the SPI flash’s MOSI pin and delivers a read instruction and the address. In x1 mode, this pin is output only. In x2 and x4 data width modes, this pin is bidirectional and receives data from the SPI flash.</td>
</tr>
<tr>
<td>D[02]</td>
<td>Input</td>
<td>Dual-Purpose</td>
<td>Receives data bit 2 from the SPI flash in x4 data width mode.</td>
</tr>
<tr>
<td>D[03]</td>
<td>Input</td>
<td>Dual-Purpose</td>
<td>Receives data bit 3 from the SPI flash in x4 data width mode.</td>
</tr>
<tr>
<td>INIT_B</td>
<td>Bidirectional, Input, Output, Open-drain</td>
<td>Dedicated</td>
<td>Driven Low during FPGA power-up, indicating the FPGA is performing self-initialization prior to initiating configuration. After self-initialization is complete, and before the mode pins are sampled, this pin can be externally driven Low to delay configuration. After mode pins are sampled, INIT_B becomes open drain. During configuration bitstream loading, this pin acts as an indicator for CRC error.</td>
</tr>
<tr>
<td>PROGRAM_B</td>
<td>Input</td>
<td>Dedicated</td>
<td>Active-Low asynchronous full-chip reset.</td>
</tr>
<tr>
<td>PUDC_B</td>
<td>Input</td>
<td>Dual-Purpose</td>
<td>Controls I/O (except bank 0 dedicated I/Os) pull-up resistors during configuration. This pin must be externally terminated. 0 = Pull-up resistors during configuration 1 = 3-state output during configuration</td>
</tr>
<tr>
<td>EMCCLK</td>
<td>Input</td>
<td>Dual-Purpose</td>
<td>An input for supplying an external configuration clock (optional). This clock is then internally routed to the CCLK FPGA pin.</td>
</tr>
<tr>
<td>CCLK</td>
<td>Input/Output</td>
<td>Dedicated</td>
<td>Initial configuration clock source for all configuration modes except JTAG. Drives the SCK pin of the SPI flash.</td>
</tr>
<tr>
<td>FCS_B</td>
<td>Output</td>
<td>Dual-Purpose</td>
<td>Drives the SPI flash SS/ pin Low during configuration to enable the SPI flash.</td>
</tr>
</tbody>
</table>
Table 2: SPI Flash Configuration Pins (Cont’d)

<table>
<thead>
<tr>
<th>FPGA Pin Name</th>
<th>FPGA Pin Direction</th>
<th>Dedicated or Dual Purpose</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DOUT</td>
<td>Output</td>
<td>Dual-Purpose</td>
<td>Only used in x1 SPI flash configuration modes when daisy chaining multiple FPGAs. See UG470, 7 Series FPGAs Configuration User Guide for more information on daisy-chain configuration.</td>
</tr>
<tr>
<td>DONE</td>
<td>Output/ Open-Drain</td>
<td>Dedicated</td>
<td>Active-High signal indicating configuration is complete. 0 = FPGA not configured 1 = FPGA configured</td>
</tr>
<tr>
<td>CFGBVS</td>
<td>Input</td>
<td>Dedicated</td>
<td>For the Artix-7 and Kintex-7 families, this pin determines the voltage standard supported in the configuration I/O banks. For the Virtex-7 family, the only allowable configuration voltage is 1.8V or less. See the Configuration Bank Voltage Select section in UG470, 7 Series FPGAs Configuration User Guide for additional information. 1 = 2.5V or 3.3V 0 = 1.8V or less</td>
</tr>
<tr>
<td>TDI</td>
<td>Input</td>
<td>Dedicated</td>
<td>JTAG test data input port(1)</td>
</tr>
<tr>
<td>TMS</td>
<td>Input</td>
<td>Dedicated</td>
<td>JTAG test mode select input port(1)</td>
</tr>
<tr>
<td>TCK</td>
<td>Input</td>
<td>Dedicated</td>
<td>JTAG test clock input port(1)</td>
</tr>
<tr>
<td>TDO</td>
<td>Output/ open-drain</td>
<td>Dedicated</td>
<td>JTAG test data out port(1)</td>
</tr>
</tbody>
</table>

Notes:
1. JTAG pins are optional for the SPI flash configuration interface, but are required for indirect SPI flash programming.

Figure 4 and Figure 5 are nearly identical. Figure 4 illustrates the connections for a SPI flash configuration solution in x1 or x2 data width mode. Figure 5 illustrates the connections for a SPI flash configuration solution in x4 data width mode. The only difference between Figure 4 and Figure 5 is the handling of the HOLD and the W pins, which are terminated in x1 and x2 data width modes and are connected to the 7 series FPGAs in x4 data width mode.
Notes relevant to Figure 4, SPI flash x1/x2 configuration schematic:

1. DONE is by default an open-drain output. An external pull-up resistor is recommended.
2. INIT_B is a bidirectional open-drain pin. An external pull-up resistor is required.
3. CCLK signal integrity is critical.
4. Series resistors should be considered for the datapath from the SPI flash to the FPGA to minimize overshoot. The proper resistor value can be determined from simulation.
5. The VCCO supply of the 7 series FPGAs must be compatible with the VCC of the SPI flash.
6. VCCBATT is the power source for the AES key stored in SRAM. For details about AES encryption, see [UG470, 7 Series FPGAs Configuration User Guide](#).
Notes relevant to Figure 5 SPI flash x4 configuration schematic:

1. DONE is by default an open-drain output. An external pull-up resistor is recommended.
2. INIT_B is a bidirectional open-drain pin. An external pull-up resistor is required.
3. CCLK signal integrity is critical.
4. Series resistors should be considered for the datapath from the SPI flash to the FPGA to minimize overshoot. The proper resistor value can be determined from simulation.
5. The VCCO supply of the 7 series FPGAs must be compatible with the VCC of the SPI flash.
6. VCCBATT is the power source for the AES key stored in SRAM. For details about AES encryption, see UG470, 7 Series FPGAs Configuration User Guide.

Power-On Considerations for SPI Flash

At power-on, a race condition exists between the FPGA and the SPI flash. After the FPGA completes a self-initialization, it transmits a read command to the SPI flash to retrieve the configuration data, at which time the SPI flash must be ready to respond to this command. Refer to the specifications in the SPI flash data sheets for the time required for the flash to complete its own self-initialization (see the References section for the list of SPI flash data...
sheets). In general the self-initialization time (also called power-on reset) of the 7 series FPGAs is an order of magnitude (milliseconds) more than the SPI flash (hundreds of microseconds), however the designer should evaluate the time. This is certainly more important if the SPI flash and the FPGA are on different supply rails.

**Configuring the FPGA from SPI Flash**

After the FPGA finishes self-initialization, INIT is released and the FPGA samples the mode pins (M[2:0]) to determine which configuration mode to use. With the mode pins M[2:0] = 001, the FPGA then begins to output clocks on CCLK at a frequency of approximately 3 MHz. Shortly afterwards, FCS_B drives Low, followed by the OPCODE for a x1 fast-read instruction and address on the D[00] pin as shown in Figure 6.

![Figure 6: 7 Series FPGA SPI Flash Timing](image)

Data is initially transmitted from the SPI flash to the FPGA in x1 mode. The commands to switch to an external clock, x2 or x4 bus width, or other options are all contained within the early portion of the bitstream. After reading these options, the FPGA makes mid-configuration adjustments.

The default behavior is for data to be output from the SPI flash on the falling edge of CCLK and captured by the FPGA on the rising edge of CCLK. The default behavior can be changed to capture on the falling edge by enabling the SPI_FALL_EDGE BitGen option.
Equation 1 should be used to determine the maximum frequency that the SPI flash can safely operate and still deliver the bitstream reliably. The SPI flash delivers data on the falling edge of the clock. The default for 7 series FPGAs is to capture data on the rising edge of the clock. For the equation below to be true, it is assumed that the SPI flash configuration option that enables the FPGA to capture data on the falling edge is enabled (-g spi_fall_edge=yes). This allows the full clock cycle to be utilized, therefore higher frequencies can be reached.

Equation 1 describes the SPI flash configuration frequency calculation.

\[
\text{Maximum configuration clock frequency} = \frac{1}{\text{Flash clock to out} (T_{SPITCO}) + \text{FPGA data setup} (T_{SPIDDC}) + \text{Trace Propagation Delay} (T_{TPD})}
\]

In the 7 series FPGAs, the frequency tolerance of the internal oscillator (fMCCKTOL) is significant. If minimum configuration time is critical, it is recommended the designer use an external clock (EMCCLK).

After the optimum configuration rate is determined, the designer needs to divide the total bitstream size by the configuration rate to determine the total configuration time in x1 mode. If using x2 or x4 data widths, divide by the width.

Configuration Clock Calculation Example

This section demonstrates the steps to determine the maximum operating configuration frequency for the SPI flash solution.

The SPI flash selected is N25Q128A13 and the target is a Kintex-7 XC7K325T FPGA.

The SPI flash clock to out, per the SPI flash data sheet, has multiple values depending on VCC and the capacitance on the output pin.

These values are as fast as 5 ns and as slow as 7 ns according to the N25Q128A13 data sheet. In this example, the value of 7 ns represents the SPI flash operating with a load of 30 pF or less.

The FPGA setup time for a Kintex-7 XC7K325T FPGA is 3.0 ns (for the current value, refer to DS182, Kintex-7 FPGAs Data Sheet).

The trace propagation delays from the CCLK to C pin and the longest propagation delay of any of the data pins provide T_{TPD}. For this example, a rule of thumb of 165 ps per inch and a trace length of 6 inches from the FPGA to the SPI flash are used. (For more accurate results, other techniques such as IBIS simulation are recommended.) A trace value of 12 inches at 165 ps/inch gives 2.0 ns.

\[
1 / (7 \text{ ns} + 3.0 \text{ ns} + 2.0 \text{ ns}) = 83.3 \text{ MHz}
\]

The designer should consider using the FPGA's internal oscillator and the closest value to 83.3 MHz is 66 MHz. However, the frequency tolerance (fMCCKTOL) for the XC7K325T is ±50% (for the current value, refer to DS182, Kintex-7 FPGAs Data Sheet) so this clock frequency could potentially be (66 MHz x 1.5) = 99 MHz, which would be too fast for the calculated maximum.

The next fastest configuration rate is 50 MHz, which has a maximum frequency of (50 MHz x 1.5) = 75 MHz. This rate is well below the calculated maximum and nominally operates at 50 MHz, which is well below the desired 83.3 MHz.

The bitstream of a Kintex-7 XC7K325T FPGA is 91,548,896 bits.

\[
91,548,896 / 50,000,000 = 1.83 \text{ seconds to configure XC7K325T in x1 data width @ 50 MHz}
\]

Assume that an 80 MHz oscillator was already on the board for another application or device, and so can serve a dual purpose as the clock for the FPGA configuration.
91,548,896 / 80,000,000 = 1.144 seconds to configure XC7K325T x1 data width @ 80 MHz
1.144 / 4 = 286 ms to configure the XC7K325T FPGA in SPI flash x4 data width

**Design Considerations for the External Master Clock**

When using the external master clock (EMCCLK) as a configuration clock source, EMCCLK must be included in the user’s design. Not doing so results in the FPGA failing to complete the start-up sequence. No special design requirements are needed when using the internal oscillator for FPGA configuration.

**Table 3: BitGen Configuration Options**

<table>
<thead>
<tr>
<th>BitGen Option</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>-g spi_buswidth: 1</td>
<td>2</td>
</tr>
<tr>
<td>-g spi_32bit_addr: No</td>
<td>Yes</td>
</tr>
<tr>
<td>-g SPI_Fall_Edge: No</td>
<td>Yes</td>
</tr>
<tr>
<td>-g ConfigRate: 3</td>
<td>6</td>
</tr>
<tr>
<td>-g ExtMasterCclk_en: Disable</td>
<td>div-8</td>
</tr>
</tbody>
</table>

To access these options from the ISE tools, right-click Generate Programming File then select Process Properties > Configuration Options. Alternatively, from the Process pull-down on the menu bar, select Process Properties, then select Configuration Options. From the Property display level pull-down at the bottom of the window, select Advanced to see all the options.
### Figure 7: BitGen Configuration Options

<table>
<thead>
<tr>
<th>Switch Name</th>
<th>Property Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>-g ConfigRate:</td>
<td>Configuration Rate</td>
<td>3</td>
</tr>
<tr>
<td>-g CcIkPin:</td>
<td>Configuration Clk (Configuration Pins)</td>
<td>Pull Up</td>
</tr>
<tr>
<td>-g M0Pin:</td>
<td>Configuration Pin M0</td>
<td>Pull Up</td>
</tr>
<tr>
<td>-g M1Pin:</td>
<td>Configuration Pin M1</td>
<td>Pull Up</td>
</tr>
<tr>
<td>-g M2Pin:</td>
<td>Configuration Pin M2</td>
<td>Pull Up</td>
</tr>
<tr>
<td>-g ProgPin:</td>
<td>Configuration Pin Program</td>
<td>Pull Up</td>
</tr>
<tr>
<td>-g DonePin:</td>
<td>Configuration Pin Done</td>
<td>Pull Up</td>
</tr>
<tr>
<td>-g InitPin:</td>
<td>Configuration Pin Init</td>
<td>Pull Up</td>
</tr>
<tr>
<td>-g TckPin:</td>
<td>JTAG Pin TCK</td>
<td>Pull Up</td>
</tr>
<tr>
<td>-g TdiPin:</td>
<td>JTAG Pin TDI</td>
<td>Pull Up</td>
</tr>
<tr>
<td>-g TdoPin:</td>
<td>JTAG Pin TDO</td>
<td>Pull Up</td>
</tr>
<tr>
<td>-g TmsPin:</td>
<td>JTAG Pin TMS</td>
<td>Pull Up</td>
</tr>
<tr>
<td>-g Disable_JTAG:</td>
<td>Disable JTAG Connection</td>
<td></td>
</tr>
<tr>
<td>-g UnusedPin:</td>
<td>Unused I/O Pins</td>
<td>Pull Down</td>
</tr>
<tr>
<td>-g UserID:</td>
<td>UserID Code (8 Digit Hexadecimal)</td>
<td>0xFFFFFFFF</td>
</tr>
<tr>
<td>-g ExtMasterCclk_en:</td>
<td>Enable External Master Clock</td>
<td>Disable</td>
</tr>
<tr>
<td>-g DCIUpdateMode:</td>
<td>DCI Update Mode</td>
<td>As Required</td>
</tr>
<tr>
<td>-g configFallback:</td>
<td>Fallback Reconfiguration</td>
<td>Disable</td>
</tr>
<tr>
<td>-g next_config_addr:</td>
<td>Starting Address for Fallback Configuration</td>
<td>None</td>
</tr>
<tr>
<td>-g next_config_reboot:</td>
<td>Multiboot Insert IPFW CMD in the Bitfile</td>
<td>Enable</td>
</tr>
<tr>
<td>-g TIMER_CFG:</td>
<td>Watchdog Timer Value</td>
<td>0:00000000</td>
</tr>
<tr>
<td>-g BPI_page_size:</td>
<td>BPI Reads Per Page</td>
<td>1</td>
</tr>
<tr>
<td>-g BPI1st_read_cycle:</td>
<td>Cycles for First BPI Page Read</td>
<td>1</td>
</tr>
<tr>
<td>-g bpi_sync_mode:</td>
<td>BPI Sync Mode</td>
<td>Disable</td>
</tr>
<tr>
<td>-g spi_32bit_addr:</td>
<td>SPI32-bit Addressing</td>
<td>No</td>
</tr>
<tr>
<td>-g spi_bswidth:</td>
<td>Set SPI Configuration Bus Width</td>
<td>1</td>
</tr>
<tr>
<td>-g SPI_Fall_Edge:</td>
<td>Use SPI Falling Edge</td>
<td>No</td>
</tr>
</tbody>
</table>
Preparing the SPI Flash Programming File

The Xilinx ISE tools take the FPGA bitstream (.bit) and generate a PROM file (.mcs) that is then used to program the SPI flash. PROMGen (the program that performs this task) is located within the iMPACT programming tool under the Create PROM File flow. Selecting this flow walks the user through the options for generating a file. The user can also generate the PROM file by using the command line and the underlying program PROMGen.

**Table 4: PROMGen Options**

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>-spi</td>
<td>Used to maintain the correct bit ordering required to configure the FPGA from a SPI flash device.</td>
</tr>
<tr>
<td>-p mcslexo</td>
<td>PROM output file format. Commonly accepted PROM file formats include Intel Hex (.mcs) and Motorola Hex (.exo). Only MCS is supported for Xilinx iMPACT indirect programming flows.</td>
</tr>
<tr>
<td>-s &lt;size&gt;</td>
<td>Specifies the SPI flash size in kilobytes. The SPI flash size must be a power of two for this option and the default setting is 64 KB.</td>
</tr>
<tr>
<td>-u &lt;address&gt;</td>
<td>Loads the bitstream starting at the specified address in an upward direction. If not entered, the default setting is at address 0. Most designs use address 0.</td>
</tr>
<tr>
<td>-o &lt;filename&gt;</td>
<td>Specifies the output file name.</td>
</tr>
</tbody>
</table>

The following command line example demonstrates how the options are used:

```
Promgen -spi -p mcs -o spi_flash.mcs -s 16384 -u 0 design.bit
```

The example command line instructs PROMGen to:
- Create a file with the bit ordering for a SPI flash, using the MCS file format, with the output file name `spi_flash.mcs`.
- Select a 128 Mb flash target (16384 x 1024 bytes x 8 bits = 134,217,728, which is the actual size of a 128 Mb SPI flash).

Launch the ISE iMPACT tool by starting the Configure Target Device process. Figure 8 shows the GUI interface for PROMGen.

The GUI steps to generate the flash file are:
1. Open iMPACT and select **Create PROM File (PROM File Formatter)** in the upper left box. Figure 8 shows the GUI interface for PROMGen.
2. Use the wizard that appears to generate the PROM file:
   a. Under Step 1 select **Storage Target** and under SPI Flash select **Configure Single FPGA**. Then select the green arrow that goes to Step 2.
   b. Under Step 2 Add Storage Device, from the Storage Device (bits) pull-down menu, select the proper SPI flash density (128 Mb is the example shown in Figure 8), and click **Add Storage Device**. Then select the green arrow that goes to Step 3.
   c. Under Step 3 Enter Data, type the output file name, browse to the location to place the file, ensure the file format is MCS, then click **OK**.
Next, a dialog appears that provides instructions to begin adding configuration bitstream files.

3. Select **OK** and add the target BIT file.
4. For a single design image, click **No** at the next prompt, which is used for multiple designs.
5. Click **OK** to confirm completion of the design file entry.
6. Double-click **Generate File** to create the MCS flash programming file. The console log displays the files generated.

### Programming the SPI Flash In-System

The iMPACT programming tool offers the ability to program the SPI flash in-system utilizing the existing connections between the SPI flash and the FPGA. This is referred to as *indirect programming* because the SPI flash is programmed through the FPGA, not directly from iMPACT. Also needed to perform indirect programming is access to the JTAG pins of the FPGA, a JTAG programming cable such as the Xilinx Platform Cable USB II, and a computer that has the iMPACT programming tool installed. Using this setup, the SPI flash can be reprogrammed without removing it from the board, which is extremely useful for debugging in a lab environment.

**Note:** The indirect programming solution is not intended for high-volume production. For production programming, consider solutions from BP Microsystems or Data I/O.

The first step to programming the SPI flash in-system requires that the 7 series FPGAs be first loaded with an interface design that bridges the programming cable to the SPI flash. This step clears the contents of the FPGA. This SPI interface design leaves the unused FPGA pins floating. The user should be aware of this and ensure that this does not have any undesired effects on other devices attached to the FPGA. For example, certain I/O pins might need to remain Low or High during SPI flash programming, and these pins would normally be pulled Low or High by the final FPGA design. In such cases, the designer might need to add external

---

**Figure 8:** **PROM File Formatter Flow**

In this step, you will enter information to assist in setting up and generating a PROM file for the targeted storage device and mode.

- **Description:**
  
  In this step, you will enter information to assist in setting up and generating a PROM file for the targeted storage device and mode.

- **Step 1:** Select Storage Target
  
  - **Storage Device Type:**
    - Xilinx Flash PROM
    - Non-Volatile FPGA
    - SPI Flash
    - Spartan3AN
  
  - **SPI Flash**
    - Configure Single FPGA
    - Configure MultiBoot FPGA
  
  - **BPI Flash**
    - Configure Single FPGA
    - Configure MultiBoot FPGA
  
  - **Generic Parallel PROMs**

- **Step 2:** Add Storage Device(s)

  - **Storage Device (bits):** 128M

  - **Add Storage Device**
  
  - **Remove Storage Device**

- **Step 3:** Enter Data

  - **File Format:** MCS
  
  - **Add Non-Configuration Data Files:** No

  **OK** | **Cancel** | **Help**

---

XAPP586_08_042912
pull-down or pull-up resistors on these pins to ensure correct behavior during SPI programming.

The following demonstration targets the Kintex-7 XC7K325T FPGA and the Micron N25Q128A13 SPI flash present on the KC705 Kintex-7 FPGA evaluation board.

Ensure the board is powered and the USB cable is attached. In the case of the KC705 board, a standard USB-to-micro-USB cable is used instead of a Platform Cable USB II. In most cases, there is no specialized hardware on the board to handle the PC-to-JTAG interface, therefore a Platform Cable USB II is required.

**Figure 9** shows the GUI interface for the boundary-scan mode.

1. Start iMPACT by double clicking the **Configure Target Device** process and then select **Boundary Scan** in the upper left box (**Figure 9**).
2. Select the **Initialize Chain** icon to identify JTAG devices on the board.
3. The JTAG chain populates on the screen. The designer can choose to assign a bitstream to the FPGA because it does not matter for purposes of programming the SPI flash. In the example below the file `toplevel.bit` is assigned to the Kintex-7 FPGA.
   
   **Note:** A box with SPI/BPI? appears above the FPGA. This indicates that no PROM file is currently assigned to any attached flash device to this FPGA.

4. Right-click **SPI/BPI** and select **Add SPI/BPI flash** (**Figure 10**). This step brings up an Explorer window. Navigate to the MCS file and select it.
5. iMPACT then asks which type of flash device is the target. Select the appropriate device in the pull-down menus.
The image on the right side of the window now changes from a dotted box labeled SPI/BPI? to a flash device image, indicating that a SPI flash device has been attached (Figure 11).

6. Right-click **Flash** and select **Set Programming Properties** (Figure 12).

   From here, operations such as Erase and Verify are enabled by default. This step executes all operations **Erase > Program > Verify** when the designer programs the SPI flash. These instructions can be done individually, if desired.
Conclusion

iMPACT Indirect Flash Operation Time Estimates

Using iMPACT 14.7 with the KC705 evaluation board, the operation times are provided. These times are not guaranteed values and are for reference only.

Kintex-7 XC7K325T FPGA's single bitstream (~91 Mb):

- Design-specific erase time: 190 seconds
- Program time: 440 seconds
- Verify time: 220 seconds

Conclusion

The SPI flash is a low-pin count and simple solution for configuring 7 series FPGAs. Support of indirect programming enhances ease of use by allowing in-system programming updates of the SPI flash by reusing connections already required for the configuration solution. Although some other configuration options permit faster configuration times or higher density, the SPI flash solution offers a good balance of speed and simplicity.

References

These documents provide supplemental material useful with this design:

1. **UG470**, 7 Series FPGAs Configuration User Guide
2. **DS180**, 7 Series FPGAs Overview
3. **DS181**, Artix-7 FPGAs Data Sheet
4. **DS182**, Kintex-7 FPGAs Data Sheet
5. **DS183**, Virtex-7 FPGAs Data Sheet
The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Description of Revisions</th>
</tr>
</thead>
<tbody>
<tr>
<td>05/30/12</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
<tr>
<td>02/01/13</td>
<td>1.1</td>
<td>Updated pin functions in Table 1. Updated SPI flash and 7 series FPGAs blocks in Figure 5. Updated GUI steps to generate flash file in Preparing the SPI Flash Programming File. Updated Figure 9, Figure 10, and Figure 11. Updated Programming the SPI Flash In-System.</td>
</tr>
<tr>
<td>10/28/16</td>
<td>1.3</td>
<td>Added paragraph about Artix-7 and Spartan-7 devices to Selecting an SPI Flash. Added trace propagation delay to Equation 1. In Configuration Clock Calculation Example, updated SPI flash clock to out values, added paragraph about trace propagation delays, and updated clock frequency from 93.9 MHz to 83.3 MHz. In References, added UG908 and Micron Serial NOR Flash Memory N25Q128A13, and updated URLs to ISE Design Suite documentation and Cypress Semiconductor.</td>
</tr>
</tbody>
</table>

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.
AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD (“SAFETY DESIGN”). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.