

Compatibility and Available IOs	
FPGA Device	Banks
FX20	8 Banks 320 User IOs
FX40, FX60	10 Banks 352 User IOs

Title:

SCHEM, ML405 EVAL PLATFORM  
ML405 Block Diagram

0381199

Date:12-11-2007\_19:38


Ver:C


Sheet Size: B

Rev: 03

Sheet1 of 32


Drawn ByBF





IO\_L16N\_7\_AC17  
IO\_L16P\_7\_AD18  
IO\_L15N\_7\_T20  
IO\_L15P\_7\_U20  
IO\_L14N\_7\_Y17  
IO\_L14P\_7\_AA17  
IO\_L13N\_7\_Y23  
IO\_L13P\_7\_W23  
IO\_L12N\_VREF\_7\_T18  
IO\_L12P\_7\_U19  
IO\_L11N\_7\_V22  
IO\_L11P\_7\_V23  
IO\_L10N\_7\_AB16  
IO\_L10P\_7\_AB17  
IO\_L9N\_CC\_LC\_7\_V24  
IO\_L9P\_CC\_LC\_7\_W24  
IO\_L8N\_CC\_LC\_7\_Y15  
IO\_L8P\_CC\_LC\_7\_Y16  
IO\_L7N\_7\_T24  
IO\_L7P\_7\_U24  
IO\_L6N\_7\_U17  
IO\_L6P\_7\_T17  
IO\_L5N\_7\_T22  
IO\_L5P\_7\_T23  
IO\_L4N\_VREF\_7\_AC16  
IO\_L4P\_7\_AD16  
IO\_L3N\_7\_R20  
IO\_L3P\_7\_R21  
IO\_L2N\_7\_AA15  
IO\_L2P\_7\_AB15  
IO\_L1N\_7\_R23  
IO\_L1P\_7\_P24  
IO\_L24N\_CC\_LC\_7\_AD21  
IO\_L24P\_CC\_LC\_7\_AC21  
IO\_L23N\_VRP\_7\_Y20  
IO\_L23P\_VRN\_7\_W21  
IO\_L22N\_7\_AD19  
IO\_L22P\_7\_AD20  
IO\_L21N\_7\_AA22  
IO\_L21P\_7\_Y22  
IO\_L20N\_VREF\_7\_Y18  
IO\_L20P\_7\_AA18  
IO\_L19N\_7\_AA23  
IO\_L19P\_7\_AA24  
IO\_L18N\_7\_AC18  
IO\_L18P\_7\_AC19  
IO\_L17N\_7\_U21  
IO\_L17P\_7\_V21  
IO\_L32N\_SM1\_7\_AB21  
IO\_L32P\_SM1\_7\_AB22  
IO\_L31N\_SM2\_7\_AC22  
IO\_L31P\_SM2\_7\_AC23  
IO\_L30N\_SM3\_7\_AA19  
IO\_L30P\_SM3\_7\_AA20  
IO\_L29N\_SM4\_7\_AD23  
IO\_L29P\_SM4\_7\_AD24  
IO\_L28N\_VREF\_7\_V18  
IO\_L28P\_7\_W18  
IO\_L27N\_SM5\_7\_W19  
IO\_L27P\_SM5\_7\_W20  
IO\_L26N\_SM6\_7\_AB19  
IO\_L26P\_SM6\_7\_AB20  
IO\_L25N\_CC\_SM7\_LC\_7\_AC24  
IO\_L25P\_CC\_SM7\_LC\_7\_AB24


AC17	HDR1	44
AD18	HDR1	14
T20	HDR1	2
U20	HDR1	32
Y17	HDR1	20
AA17	HDR1	48
Y23	HDR1	18
W23	HDR1	6
T18	HDR2	6
U19	HDR2	8
V22	HDR1	30
V23	HDR1	4
AB16	HDR1	8
AB17	HDR1	58
V24	HDR1	34
W24	HDR1	36
Y15	HDR1	26
Y16	HDR1	28
T24	HDR1	10
U24	HDR1	24
U17	HDR1	38
T17	HDR1	40
T22	HDR1	12
T23	HDR1	60
AC16	HDR2	10
AD16	HDR2	12
R20	HDR1	42
R21	HDR1	52
AA15	HDR1	64
AB15	HDR1	62
R23	HDR1	22
P24	HDR1	50
AD21	HDR1	54
AC21	HDR1	56
Y20	HDR2	14
W21	HDR2	16
AD19	HDR1	46
AD20	HDR1	16
AA22	HDR2	2
Y22	HDR2	4
Y18	HDR2	18
AA18	HDR2	20
AA23	HDR2	22
AA24	HDR2	24
AC18	HDR2	26
AC19	HDR2	28
U21	HDR2	30
V21	HDR2	32
AB21	HDR2	34 SYS MON_VN7
AB22	HDR2	36 SYS MON_VP7
AC22	HDR2	38 SYS MON_VN6
AC23	HDR2	40 SYS MON_VP6
AA19	HDR2	42 SYS MON_VN5
AA20	HDR2	44 SYS MON_VP5
AD23	HDR2	46 SYS MON_VN4
AD24	HDR2	48 SYS MON_VP4
V18	HDR2	50
W18	HDR2	52
W19	HDR2	54 SYS MON_VN3
W20	HDR2	56 SYS MON_VP3
AB19	HDR2	58 SYS MON_VN2
AB20	HDR2	60 SYS MON_VP2
AC24	HDR2	62 SYS MON_VN1
AB24	HDR2	64 SYS MON_VP1



FPGA\_BANK7  
3.3V or 2.5V VCC0

IO\_L16N\_8\_W3  
IO\_L16P\_8\_V3  
IO\_L15N\_8\_V8  
IO\_L15P\_8\_U9  
IO\_L14N\_8\_V4  
IO\_L14P\_8\_U4  
IO\_L13N\_8\_V6  
IO\_L13P\_8\_U7  
IO\_L12N\_VREF\_8\_T3  
IO\_L12P\_8\_T4  
IO\_L11N\_8\_U5  
IO\_L11P\_8\_U6  
IO\_L10N\_8\_P3  
IO\_L10P\_8\_N3  
IO\_L9N\_CC\_LC\_8\_Y10  
IO\_L9P\_CC\_LC\_8\_W10  
IO\_L8N\_CC\_LC\_8\_R3  
IO\_L8P\_CC\_LC\_8\_P4  
IO\_L7N\_8\_AB10  
IO\_L7P\_8\_AA10  
IO\_L6N\_8\_R5  
IO\_L6P\_8\_P5  
IO\_L5N\_8\_T8  
IO\_L5P\_8\_T9  
IO\_L4N\_VREF\_8\_N4  
IO\_L4P\_8\_M4  
IO\_L3N\_8\_AC11  
IO\_L3P\_8\_AB11  
IO\_L2N\_8\_L3  
IO\_L2P\_8\_L4  
IO\_L1N\_8\_AD10  
IO\_L1P\_8\_AD11  
IO\_L24N\_CC\_LC\_8\_AC3  
IO\_L24P\_CC\_LC\_8\_AC4  
IO\_L23N\_VRP\_8\_W8  
IO\_L23P\_VRN\_8\_W9  
IO\_L22N\_8\_W5  
IO\_L22P\_8\_Y5  
IO\_L21N\_8\_AB9  
IO\_L21P\_8\_AA9  
IO\_L20N\_VREF\_8\_AA3  
IO\_L20P\_8\_AA4  
IO\_L19N\_8\_AC8  
IO\_L19P\_8\_AC9  
IO\_L18N\_8\_W4  
IO\_L18P\_8\_Y3  
IO\_L17N\_8\_AD8  
IO\_L17P\_8\_AD9  
IO\_L32N\_8\_AD5  
IO\_L32P\_8\_AD6  
IO\_L31N\_8\_Y7  
IO\_L31P\_8\_AA7  
IO\_L30N\_8\_AD3  
IO\_L30P\_8\_AD4  
IO\_L29N\_8\_AB6  
IO\_L29P\_8\_AB7  
IO\_L28N\_VREF\_8\_AB4  
IO\_L28P\_8\_AB5  
IO\_L27N\_8\_AA8  
IO\_L27P\_8\_Y8  
IO\_L26N\_8\_AA5  
IO\_L26P\_8\_Y6  
IO\_L25N\_CC\_LC\_8\_AC6  
IO\_L25P\_CC\_LC\_8\_AC7


W3	SRAM_FLASH_A8
V3	SRAM_FLASH_A6
V8	SRAM_FLASH_A16
U9	SRAM_FLASH_A19
V4	SRAM_FLASH_A7
U4	SRAM_FLASH_A5
V6	SRAM_FLASH_A14
U7	SRAM_FLASH_A15
T3	SRAM_FLASH_A4
T4	UART_SIN
U5	IIC_SEL_0
U6	SRAM_FLASH_A9
P3	SRAM_FLASH_A2
N3	SRAM_FLASH_A0
Y10	SRAM_BW1
W10	SRAM_BW0
R3	SRAM_BW3
P4	SRAM_BW2
AB10	SYSACE_USB_D1
AA10	SYSACE_USB_D5
R5	SRAM_FLASH_A3
P5	FLASH_CE2_SRAM_CE1_N
T8	UART_SOUT
T9	SRAM_FLASH_A20
N4	SRAM_FLASH_A1
M4	USB_INT
AC11	SYSACE_USB_D3
AB11	SYSACE_USB_D2
L3	SRAM_ADV_LD_N
L4	
AD10	SYSACE_MPWE_USB_WR_N
AD11	SYSACE_USB_D0
AC3	SRAM_FLASH_WE_N
AC4	SRAM_FLASH_OE_N
W8	
W9	
W5	SRAM_FLASH_A10
Y5	SRAM_FLASH_A11
AB9	SRAM_FLASH_A18
AA9	SRAM_FLASH_A17
AA3	SYSACE_MPA05
AA4	SYSACE_MPCE
AC8	SYSACE_MPOE_USB_RD_N
AC9	SYSACE_A1_USB_A0
W4	SYSACE_MPIRQ
Y3	SYSACE_MPA06
AD8	SYSACE_A2_USB_A1
AD9	SYSACE_MPA03
AD5	SYSACE_USB_D10
AD6	SYSACE_USB_D9
Y7	SYSACE_USB_D6
AA7	SYSACE_USB_D7
AD3	SYSACE_USB_D14
AD4	SYSACE_USB_D11
AB6	SYSACE_MPA04
AB7	SYSACE_USB_D13
AB4	SYSACE_USB_D15
AB5	SRAM_FLASH_A13
AA8	SYSACE_USB_D12
Y8	SYSACE_USB_D4
AA5	SRAM_FLASH_A12
Y6	SYSACE_USB_D8
AC6	SRAM_CLK
AC7	VGA_CLK




FPGA\_BANK8  
3.3V VCC0



Title:		SCHEM, ML405 EVAL PLATFORM FPGA Bank 7, 8		0381199	
Date:	12-11-2007_19:38	Ver:	C		
Sheet Size: B		Rev:	03		
Sheet	4 of 32	Drawn By	BF		



U1



U1



```


Title:
      SCHEM, ML405 EVAL PLATFORM
      FPGA Bank 9, 10
                                         0381199


```


Date:	12-11-2007_19:38	Ver:	C
-------	------------------	------	---

Sheet Size: B	Rev: 03
---------------	---------







Sheet	5 of 32	Drawn By	BF
-------	---------	----------	----
















SMA CONNECTORS, POWER SWITCH,

Title: SCHEM, ML405 EVAL PLATFORM SMA Connectors, Power Switch, Battery, Oscillators, Reset	
Date: 12-11-2007_19:38	Ver: C
Sheet Size: B	Rev: 03
Sheet 9 of 32	Drawn By BF






Matched Length Traces  
Independent signals





Matched Length Traces  
Differential Pairs



Title:		SCHEM, ML405 EVAL PLATFORM Expansion Headers		0381199	
Date:	12-11-2007_19:38	Ver:	C		
Sheet Size:	B	Rev:	03		
Sheet	11 of 32	Drawn By	BF		








D


BC

**A**






Title:		SCHEM, ML405 EVAL PLATFORM VGA Codec		0381199	
Date:	12-11-2007_19:56	Ver:	C		
Sheet Size:	B	Rev:	03		
Sheet	16 of 32	Drawn By	BF		















Title:			
SCHEM, ML405 EVAL PLATFORM			
Flash Memory			
0381199			
Date:	12-11-2007_19:56	Ver:	C
Sheet Size:	B	Rev:	03
Sheet	20 of 32	Drawn By	BF











Title: SCHEM, ML405 EVAL PLATFORM FPGA Decoupling		
0381199		
Date:	12-11-2007_19:56	Ver: C
Sheet Size:	B	Rev: 03
Sheet	24 of 32	Drawn By BF







**SFP MODULE**  
**MGT\_102B**



**SMA Connectors**  
**MGT\_102A**



## IIC MUX



Title: SCHEM, ML405 EVAL PLATFORM  
SFP Module, SMA Connectors  
IIC MUX 0381199

Date:	12-11-2007_19:56	Ver:	C
-------	------------------	------	---

Sheet Size: B	Rev: 03
---------------	---------

Sheet	26 of 32	Drawn By	BF
-------	----------	----------	----

SATA Host 1

MGT 113B




SATA Host 2


MGT 113A







Title:		SCHEM, ML405 EVAL PLATFORM SATA Connectors		0381199	
Date:	12-11-2007_19:56	Ver:	C		
Sheet Size:	B	Rev:	03		
Sheet	27 of 32	Drawn By	BF		




Title: SCHEM, ML405 EVAL PLATFORM MGT Linear Power Supplies	
0381199	
Date: 12-11-2007_19:56	Ver: C
Sheet Size: B	Rev: 03
Sheet 28 of 32	Drawn By BF







Title:		SCHEM, ML405 EVAL PLATFORM SGMII / SATA Clocks MGT 110 / MGT 113		0381199	
Date:	12-11-2007_19:56	Ver:	C		
Sheet Size:	B	Rev:	03		
Sheet	31 of 32	Drawn By	BF		



Title:	SCHEM, ML405 EVAL PLATFORM FPGA Fan Controller and IIC temp sensor	0381199
--------	--	---------

Date:	12-11-2007_19:56	Ver:	C
-------	------------------	------	---

Sheet Size: B	Rev: 03
---------------	---------

Sheet	<b>32</b> of <b>32</b>	Drawn By	BF
-------	------------------------	----------	----