

ZONE	REV	REVISION DESCRIPTION	DATE	DRAWN
	01	INITIAL RELEASE PER DCN 0101983	01/31/05	CHUMPHREY
	02	REV SKIPPED PER DCN 0102258	04/15/05	CSH
	03	REV TO CURRENT PER DCN 0102258	04/15/05	CSH

SPECIFICATIONS:

PCB P/N: **1280334**
ML450 V4 SOURCE SYNC PCB

NOTE: Note that the following pages may not be printed on standard Xilinx format, or have standard Xilinx part numbering. This is due to Engineering, and software constraints. All of these pages are required in order to test and build the PCB.



TITLE

SCHEM, ML450 V4 SOURCE
SYNC PCB

DRAWN BY *CHumphrey* DATE *01/31/05*

CHECKED BY DATE

ENG APPROVAL DATE

MFG APPROVAL DATE

SIZE

A

DRAWING NUMBER

0381172

REV.

03

TOLERANCES

.X .XX .XXX

Unless otherwise specified dimensions are
in inches.


SCALE

SHEET

0

OF

27



Enables shorting VBATT_FPGA to GND
(do not install R302)

Each diode (MMB914) is spec'd for 1V forward voltage
3 diodes allow 0.6V to 3.6V adjustment by shorting
out the diodes with the 0 ohm bypass resistors


Do Not Install
This PC IV connector
pad location only for
use when SysAce Controller
chip is not installed

Bank 0

This header can be used to measure current

Xilinx ML450 Rev 3			
4VLX25FF668			
SIZE	DWG NO	REV	
C	0381172	0	
SCALE	SHEET	of	27
	1	2-7-2005-13:35	






Bank 1 Mixed: HyperTransport, GPIO

Xilinx ML450 Rev 3

4VLX25FF668

SIZE	DWG NO	REV
C	0381172	0
SCALE	SHEET 2 of 27	2-7-2005-13:35




Bank 2

X i l i n x M L 4 5 0 R e v 3			
TITLE			
4 V L X 2 5 F F 6 6 8			
SIZE	DWG NO		REV
C	0 3 8 1 1 7 2		0
SCALE	SHEET	of	
	3	27	
2 - 7 - 2 0 0 5 _ 1 3 : 3 5			

DRAWN BY
<YOUR NAME HERE>







Xilinx ML450 Rev 3			
TITLE			
4VLX25FF668			
SIZE	DWG NO	REV	
C	0381172	0	
SCALE	SHEET 4 of 27	2-7-2005-13:35	





"Lower" LH clock module CM3, 3-pin




Input pair #2 within center column "GC" Global Clock inputs



"Upper" LH clock module CM1, 7-pin



200.0000MHz Epson EG2121CA-200.0000M-PHPAB





Bank 4 Clock Interface

Xilinx ML450 Rev 3			
4VLX25FF668			
SIZE	DWG NO	REV	
C	0381172	0	
SCALE	SHEET	of	27
2-7-2005-13:35			




Power Measurement "spy hole" pair #1 Output pair within Memory I/F Data



to U3 single device Micron MT46V32M16FN-5B 8Meg x 16 DDR-1
DDR-I Memory Interface

User LED's and Serial EEPROM




User LEDs

Bank 8

Xilinx ML450 Rev 3		
TITLE		
4VLX25FF668		
SIZE	DWG NO	REV
C	0381172	0
SCALE	SHEET	of
	9	27
2-7-2005-13:35		






Bank 9 40 Differential LVDS Transmit Pairs

Xilinx ML450 Rev 3			
TITLE			
4VLX25FF668			
SIZE	DWG NO	REV	
C	0381172	0	
SCALE	SHEET	of	27
2-7-2005-13:35			





QSE-RX#1


Term R's are DNA (not installed)

QSE-RX#2

Bank 10 40 Differential LVDS Receive Pairs


Xilinx ML450 Rev 3			
TITLE			
4VLX25FF668			
SIZE	DWG NO	REV	
C	0381172	0	
SCALE	SHEET	11 of 27	2-7-2005-13:35





L X 2 5 P o w e r c o n n e c t i o n s :
V c c a u x = 2 . 5 V , V c c i n t = 1 . 2 V

X i l i n x M L 4 5 0 R e v 3			
T I T L E			
4 V L X 2 5 F F 6 6 8			
S I Z E	D W G N O		R E V
C	0 3 8 1 1 7 2		0
S C A L E	S H E E T	o f	
	12	27	2 - 7 - 2 0 0 5 _ 1 3 : 3 5




LCD Interface
(Display Tech 64128E-FC-BC-3LP 64 x 128 pixel)

DB-9 Male DTE

RS-232 Transceiver

X i l i n x M L 4 5 0 R e v 3			
TITLE			
4 V L X 2 5 F F 6 6 8			
SIZE	DWG NO		REV
C	0 3 8 1 1 7 2		0
SCALE	SHEET	REV	
	13 of 27	2 - 7 - 2 0 0 5 _ 1 3 : 3 5	






1 - 2 => HyperTransport Conn. P23 Bypassed (not in chain)
3 - 2 => HyperTransport Conn. P23 In Chain

Xilinx ML450 Rev 3			
TITLE			
4 V L X 2 5 F F 6 6 8			
SIZE	DWG NO	0381172	
C			REV 0
SCALE	SHEET	14 of 27	2-7-2005-13:35






DDR-1 Memory

Xilinx ML450 Rev 3			
4VLX25FF668			
SIZE	DWG NO	0381172	
C			REV 0
SCALE	SHEET 16 of 27	2-7-2005-13:35	



Temperature Monitor

Vref TI REF3025 2.5V Reference




SMV internal connections: 1 & 3, 2 & 4


$$10A \cdot 0.005\Omega = 50mV \Rightarrow 4.95V @ 10A$$

Isotek SMV-R005-1.0 5 milliohm, 1%, 3W

Swapped U1.2 and U1.3 on 02/10/2004 per John DeWard




Supply Current Monitor



Vcc +5V Monitor


Xilinx ML450 Rev 3			
TITLE			
4VLX25FF668			
SIZE	DWG NO	REV	
C	0381172	0	
SCALE	SHEET	17 of 27	2-7-2005-13:35







X i l i n x M L 4 5 0 R e v 3			
T I T L E			
4 V L X 2 5 F F 6 6 8			
S I Z E	D W G N O	R E V	
C	0 3 8 1 1 7 2	0	
S C A L E	S H E E T	D A T E	
	1 8 o f 2 7	2 - 7 - 2 0 0 5 _ 1 3 : 3 5	








Install	Do Not Install	Vccint at power on
R301	R184	-5% = 2.375V
R184	R301	nominal 2.50V



Power Page 3 of 3: TI PTH05000-W-AH 3.3V System, Vcco, and 1.2V Vccint

Xilinx ML450 Rev 3			
4VLX25FF668			
SIZE	DWG NO	REV	
C	0381172	0	
SCALE	SHEET	21 of 27	2-7-2005-13:53





1.2V 680uF EIA "E" decoupling caps X 3

1.2V 4.7uF 0805 decoupling caps X 5


1.2V 1uF 0603 decoupling caps X 8

1.2V 0.1uF 0402 decoupling caps X 16

decoupling caps sheet 1 of 5: Vccint VCC1V2

X i l i n x M L 4 5 0 R e v 3			
T I T L E			
4 V L X 2 5 F F 6 6 8			
SIZE	DWG NO	0 3 8 1 1 7 2	REV
C			0
SCALE	SHEET	22 of 27	
		2 - 7 - 2 0 0 5 _ 1 3 : 3 5	






decoupling caps sheet 2 of 5: Vcc 2.5V System VCC2V5

X i l i n x M L 4 5 0 R e v 3			
T I T L E			
4 V L X 2 5 F F 6 6 8			
S I Z E	D W G N O	R E V	
C	0 3 8 1 1 7 2	0	
S C A L E	S H E E T	D R A W N B Y	
	2 3 o f 2 7	< Y O U R N A M E H E R E >	
2 - 7 - 2 0 0 5 - 1 3 : 3 5			














decoupling caps sheet 3 of 5: VCC 2.5V Vcco VCC2V5_VCC0

X i l i n x M L 4 5 0 R e v 3			
T I T L E			
4 V L X 2 5 F F 6 6 8			
S I Z E	D W G N O		R E V
C	0 3 8 1 1 7 2		0
S C A L E	S H E E T	2 4 o f 2 7	
		2 - 7 - 2 0 0 5 _ 1 3 : 3 5	





decoupling caps sheet 4 of 5: Vccaux VCC2V5_VAUX


Vcc 3.3V System VCC3V3

VRef 1.25V VREF_DDR_1V25


X i l i n x M L 4 5 0 R e v 3			
T I T L E			
4 V L X 2 5 F F 6 6 8			
SIZE	DWG NO	REV	
C	0 3 8 1 1 7 2	0	
SCALE	SHEET	25 of 27	2 - 7 - 2 0 0 5 _ 1 3 : 3 5




5V 680uF EIA "E" decoupling caps X 2




5V 4.7uF 0805 decoupling caps X 3




5V 1uF 0603 decoupling caps X 5




5V 0.1uF 0402 decoupling caps X 5




0.1uF 0402 decoupling caps X 10




0.1uF 0402 decoupling caps X 10



0.022uF 0402 decoupling caps X 10



0.022uF 0402 decoupling caps X 10



decoupling caps sheet 5 of 5: VCC5 output of current sense resistor

X i l i n x M L 4 5 0 R e v 3

4 V L X 2 5 F F 6 6 8

SIZE	DWG NO	REV
C	0381172	0
SCALE	SHEET 26 of 27	2-7-2005-13:35



Page#	Description
1	LX25 Bank0 (Vcco=2.5V): XCONFIG P17 and Mezzanine Bd. Connector J22
2	LX25 Bank1 (Vcco=2.5V): Reset Sw, HT & mixed I/O
3	LX25 Bank2 (Vcco=2.5V): LVDS Transmit & Receive Clock & Frame signals
4	LX25 Bank3 (Vcco=2.5V): Clock Inputs – 2 X Clk Module, SMA pr.#1, Epson 250MHz osc.
5	LX25 Bank4 (Vcco=2.5V): Clock Inputs – 2 X Clk Module, SMA pr.#2, Epson 200MHz osc.
6	LX25 Bank5 (Vcco=2.5V): part of LVDS Transmit I/F & HT Receive I/F
7	LX25 Bank6 (Vcco=2.5V): part of LVDS Receive I/F & HT Transmit I/F
8	LX25 Bank7 (Vcco=2.5V): User Sw./LEDs, SystemAce I/F
9	LX25 Bank8 (Vcco=2.5V): DDR1 Memory I/F, "Spy Hole #1" SMA, Serial EEPROM and User LED's
10	LX25 Bank9 (Vcco=2.5V): part of LVDS Transmit I/F with 2 X Samtec Conn.
11	LX25 Bank10 (Vcco=2.5V): part of LVDS Receive I/F with 2 X Samtec Conn.
12	LX25 Power connections: Vccaux=2.5V, Vccint=1.2V
13	LCD (3.3V, 64x128pixel) I/F, MAX3316 RS232 I/F
14	Hypertransport Connector Samtec QSE-080 Series
15	System Ace Controller U9 (3.3V/2.5V), Compact Flash socket, JTAG & Parallel IV Cable Connectors
16	DDR1 Memory Micron MT46V32M16FN-5B BGA60, 16Meg x 16 with term. resistor array
17	Analog Conditioning, Pg.1 of 2: U4 VREF 2.5V, U1 Current Monitor Sense Amp, U8 Temp. Monitor
18	Analog Conditioning, Pg.2 of 2: Rnetworks for monitoring: system 2.5V, LX25 Vcco 2.5V, LX25 Vccaux 2.5V, LX25 Vccint 1.2V, Board input 5V
19	Power Supply Pg.1 of 3: +5V input, Digital GND to analog GND interconnect
20	Power Supply Pg.2 of 3: TI PTH05000-WAH: System 2.5V, LX25 Vccaux 2.5V, LX25 Vcco 2.5V
21	Power Supply Pg.3 of 3: TI PTH05000-WAH reg.:System 3.3V, LX25 Vcco 3.3V, LX25 Vccint 1.2V, 1.25V mem.I/F Vref tap
22	Decoupling caps Pg.1 of 5: LX25 Vccint 1.2V
23	Decoupling caps Pg.2 of 5: System 2.5V
24	Decoupling caps Pg.3 of 5: LX25 Vcco 2.5V
25	Decoupling caps Pg.4 of 5: LX25 Vccaux 2.5V, System 3.3V, mem. Vref 1.25V
26	Decoupling caps Pg.5 of 5: System 5V input
27	Page List

Latest Schematics Revision :
Rev 0 on 02-07-2005

Xilinx PCB Schematic Number : 0381172

X i l i n x M L 4 5 0 R e v 3			
T I T L E			
4 V L X 2 5 F F 6 6 8			
S I Z E		D W G N O	
C		0 3 8 1 1 7 2	
S C A L E		S H E E T	
		2 7 o f 2 7	
2 - 7 - 2 0 0 5 - 1 3 : 3 5			

