

# Spartan-3A/3AN Starter Kit Board Schematic

(Annotated)

21-AUG-2007




For additional information ...

[www.xilinx.com/s3astarter](http://www.xilinx.com/s3astarter)


See [UG334: Spartan-3A/3AN Starter Kit User Guide](#) for further information on each board feature





# Hirose FX2 100-pin Expansion Connector




## Six-pin Accessory Headers



## Connectorless Debugging Port Landing Pads




## DAC Analog Outputs





## ADC Analog Inputs



## JTAG Scan Chain




TITLE

Spartan-3A/3AN Starter Kit Board





<div>DESCRIPTION</div> <div>FX2 Expansion Connector, 6-pin Headers</div> <div>Copyright 2006</div>	<div>ENGINEER</div> <div>CC</div>
	<div>AUTHOR</div> <div>GMA</div>

<div>SHEET</div> <div>2 of 17</div>	<div>DOC#</div> <div>500-112</div>	<div>REVISION</div> <div>C</div>	<div>DATE</div> <div>12-13-2006-16:57</div>
-------------------------------------	------------------------------------	----------------------------------	---


## SPI PROM select jumpers



## Clock Input/Output SMA connector







## PS/2 Mouse/Keyboard connector



The PS/2 connector has primary and secondary connections to the FPGA. The secondary connections are available by attaching an external Y-splitter cable.

## Stereo Audio mini jack



# Spartan-3A/3AN Starter Kit Board

DESCRIPTION  
RS-232, VGA, Audio ports, SMA connector

Copyright 2006

SHEET 3 of 17

DOC# 500-112


REVISION C

ENGINEER  
CC

AUTHOR  
GMA

DATE  
12-13-2006-16:57





PWR-COAX  
J35  
No Load  
J14

POWER SWITCH

POWER  
R251  
0.6E

Wall power adapter input  
Power switch  
Voltage regulators

# Resistors R272, R275, R277, R279 must be 0 ohm if external feedback networks are removed.

National Semiconductor  
www.national.com/pf/LP/LP3906.html

No Load R273, R274 and C49, C201, C202

No Load R276, R278 and C203-C204

FPGA core supply (1.2V)

FPGA I/O Banks 0, 1, 2 (3.3V)

FPGA auxiliary supply (3.3V)

Embedded USB / JTAG Programmer (1.8V)

DDR2 SDRAM Termination (0.9V)

DDR2 SDRAM Device, FPGA I/O Bank 3 (1.8V)


DAC Reference Voltage (3.3V)

DDR2 SDRAM Voltage Ref. (0.9V)




TITLE <b>Spartan-3A/3AN Starter Kit Board</b>			
DESCRIPTION Voltage regulators		ENGINEER CC	
Copyright 2006		AUTHOR GMA	
SHEET 5 of 17	DOC# 500-112	REVISION C	DATE 12-13-2006-16:56


# JTAG Header




# FPGA Configuration Control




# SUSPEND slide switch



# FPGA Mode Select jumper (Jumper J26)




# Master Serial




Also enable Platform Flash PROM using Jumper J46


Disable Platform Flash PROM by removing Jumper J46



(Spartan-3AN only)  
Master Internal SPI



# PROG\_B jumper




# PROG\_B pushbutton




# DONE LED



# Platform Flash Enable Jumper (Jumper J46)



# Platform Flash PROM



# Platform Flash Enable Jumper (Jumper J46)


# JTAG Header

# SUSPEND switch


# PROG\_B pushbutton

# DONE LED

# Platform Flash PROM



# Platform Flash Enable (Jumper J46)



Second 4 Mbit Platform Flash PROM is not mounted

Platform Flash



# Spartan-3A/3AN Starter Kit Board

DESCRIPTION  
Configuration, Mode pins, Platform Flash PROM  
SUSPEND pin, JTAG header

ENGINEER  
CC

AUTHOR  
GMA

SHEET  
6

17

DOC#  
500-112

REVISION  
C

DATE  
12-13-2006-16:56

4

3


2

1

FPGA: XC3S700A/AN-4FGG484C(E)

BANK 1

NF-BYTE	Y21	IO_L01N_1-LDC2	IO_L30N_1-A15
NF-WF	AA22	IO_L01P_1-HDC	IO_L30P_1-A14
NF-CE0	W20	IO_L02N_1-LDC0	IO_L32N_1
NF-QE	W19	IO_L02P_1-LDC1	IO_L32P_1
NF-A1	T18	IO_L03N_1-A1	IO_L33N_1-A17
NF-A0	T17	IO_L03P_1-A0	IO_L33P_1-A16
LD7	W21	IO_L05N_1	IO_L34N_1-A19
LD6	Y22	IO_L05P_1	IO_L34P_1-A18
LD5	V20	IO_L06N_1	IO_L36N_1
LD4	V19	IO_L06P_1	IO_L36P_1
NF-D10	V22	IO_L07N_1	IO_L37N_1
NF-D9	W22	IO_L07P_1	IO_L37P_1
NF-D11	U21	IO_L09N_1	IO_L38N_1
NF-D12	U22	IO_L09P_1	IO_L38P_1
LD3	U19	IO_L10N_1	IO_L40N_1
LD2	U20	IO_L10P_1	IO_L40P_1
NF-D13	T22	IO_L11N_1	IO_L41N_1
NF-D8	T20	IO_L11P_1	IO_L41P_1
LD1	T19	IO_L13N_1	IO_L42N_1
LD0	R20	IO_L13P_1	IO_L42P_1
NF-RP	R22	IO_L14N_1	IO_L44N_1-A21
NF-D14	R21	IO_L14P_1	IO_L44P_1-A20
NF-ST5	P22	IO_L15N_1-VREF_1	IO_L45N_1-A23
FX2-IQ40	P20	IO_L15P_1	IO_L45P_1-A22
NF-A3	P18	IO_L17N_1-A3	IO_L46N_1-A25
NF-A2	R19	IO_L17P_1-A2	IO_L46P_1-A24
NF-A5	N21	IO_L18N_1-A5	IP_L04N_1-VREF_1
NF-A4	N22	IO_L18P_1-A4	IP_L04P_1
NF-A7	N19	IO_L19N_1-A7	IP_L08N_1
NF-A6	N20	IO_L19P_1-A6	IP_L08P_1
NF-A9	N17	IO_L20N_1-A9	IP_L12N_1-VREF_1
NF-A8	N18	IO_L20P_1-A8	IP_L12P_1
FX2-CLKOUT	L22	IO_L21N_1-RHCLK1	IP_L16N_1-VREF_1
FX2-CLKIN	M22	IO_L21P_1-RHCLK0	IP_L16P_1
FX2-IQ39	L20	IO_L22N_1-TRDY1-RHCLK3	IP_L23N_1
FX2-CLKIO	L21	IO_L22P_1-RHCLK2	IP_L23P_1
FX2-IQ37	M20	IO_L24N_1-RHCLK5	IP_L27N_1
FX2-IQ38	M18	IO_L24P_1-RHCLK4	IP_L27P_1-VREF_1
FX2-IQ33	K19	IO_L25N_1-RHCLK7	IP_L31N_1
FX2-IQ34	K20	IO_L25P_1-IRDY1-RHCLK6	IP_L31P_1
NF-A11	J22	IO_L26N_1-A11	IP_L35N_1
NF-A10	K22	IO_L26P_1-A10	IP_L35P_1-VREF_1
FX2-IQ35	L19	IO_L28N_1	IP_L39N_1
FX2-IQ36	L18	IO_L28P_1	IP_L39P_1
NF-A13	J20	IO_L29N_1-A13	IP_L43N_1-VREF_1
NF-A12	J21	IO_L29P_1-A12	IP_L43P_1
			IP_L47N_1
			IP_L47P_1-VREF_1




IC1

FPGA: XC3S700A/AN-4FGG484C(ES)

BANK 0


FX2-IQ17	D18	IO_L01N_0	IO_L24N_0-VREF_0	C9	VGA-B3
FX2-IQ18	E17	IO_L01P_0	IO_L24P_0	B9	VGA-B2
FX2-IQ15	C19	IO_L02N_0	IO_L25N_0	C8	VGA-R3
FX2-IQ16	D19	IO_L02P_0-VREF_0	IO_L25P_0	B8	VGA-R2
FX2-IQ13	A20	IO_L03N_0	IO_L26N_0	A6	R2-
FX2-IQ14	B20	IO_L03P_0	IO_L26P_0	A7	R2+
TXD	F15	IO_L04N_0	IO_L27N_0	C7	VGA-B0
TXD-A	E15	IO_L04P_0	IO_L27P_0	D7	VGA-B1
FX2-IQ9	A18	IO_L05N_0	IO_L28N_0	A5	R1-
FX2-IQ10	C18	IO_L05P_0	IO_L28P_0	B6	R1+
FX2-IQ11	A19	IO_L06N_0	IO_L29N_0	D6	VGA-G3
FX2-IQ12	B19	IO_L06P_0-VREF_0	IO_L29P_0	C6	VGA-G2
	C17	IO_L07N_0	IO_L30N_0	D8	E-TX_EN
	D17	IO_L07P_0	IO_L30P_0	E9	
	C16	IO_L08N_0	IO_L31N_0	B4	R0-
AD-SD0	D16	IO_L08P_0	IO_L31P_0	A4	R0+
NF-WP	E14	IO_L09N_0	IO_L32N_0	D5	VGA-G1
RQM-WP	C14	IO_L09P_0	IO_L32P_0	C5	VGA-G0
FX2-IQ7	A17	IO_L10N_0	IO_L33N_0	B3	VGA-R1
FX2-IQ8	B17	IO_L10P_0	IO_L33P_0	A3	VGA-R0
RQM-RST	C15	IO_L11N_0	IO_L34N_0	F8	E-TXD0
E-NRST	D15	IO_L11P_0	IO_L34P_0	E7	E-TXD1
FX2-IQ5	A15	IO_L12N_0-VREF_0	IO_L35N_0	E6	E-TXD2
FX2-IQ6	A16	IO_L12P_0	IO_L35P_0	F7	E-TXD3
FX2-IQ3	A14	IO_L13N_0	IO_L36P_0-VREF_0	B2	E-TXD4
FX2-IQ4	B15	IO_L13P_0		IP1	E8
REG1-SCL	E13	IO_L14N_0		IP2	E16 RXD
REG2-SDA	F13	IO_L14P_0		IP3	F10
RQM-W	C13	IO_L15N_0		IP4	F12
REG1-SDA	D13	IO_L15P_0		IP5	F16 RXD-A
FX2-IQ1	A13	IO_L16N_0		IP6	G9 E-RXD2
FX2-IQ2	B13	IO_L16P_0		IP7	G10 E-RXD4
GCLK5	E12	IO_L17N_0-GCLK5		IP8	G11
E-RX_CLK	C12	IO_L17P_0-GCLK4		IP9	G12 E-COL
RCK-	A11	IO_L18N_0-GCLK7		IP10	G13
RCK+	A12	IO_L18P_0-GCLK6		IP11	G14
VGA-HS	C11	IO_L19N_0-GCLK9		IP12	G15
VGA-VS	B11	IO_L19P_0-GCLK8		IP13	G16
E-TX_CLK	E11	IO_L20N_0-GCLK11		IP14	H10 E-RX_DV
REG2-SCL	D11	IO_L20P_0-GCLK10		IP15	H13
R4-	C10	IO_L21N_0		IP16	H14
R4+	A10	IO_L21P_0			G7 E-RXD0
R3-	A8	IO_L22N_0	IP17-IREF		G8 E-RXD1
R3+	A9	IO_L22P_0	IP18-VREF_0		H9 E-RXD3
E-MDIO	E10	IO_L23N_0	IP19-VREF_0		H12 E-CRS
E-MDC	D10	IO_L23P_0	IP20-VREF_0		



IC1



TITLE <b>Spartan-3A/3AN Starter Kit Board</b>			
DESCRIPTION FPGA I/O Bank 0 and Bank 1, Clock Oscillators			ENGINEER CC
Copyright 2006			AUTHOR GMA
SHEET 7 of 17	DOC# 500-112	REVISION C	DATE 12-13-2006-16:56



4

3

2



1

## FPGA: XC3S700A/AN-4FGG484C(ES)

BANK 3

FPGA I/O Bank 3  
is dedicated to the  
DDR2 SDRAM  
interface


Bank 3



IC1

interface

AWAKE LED



AWAKE LED




## FPGA: XC3S700A/AN-4FGG484C(ES)

BANK 2



FPGA

Bank 2



IC1

\* indicates NO CONNECT on the XC3S700A

TITLE  
Spartan-3A/AN Starter Kit BoardDESCRIPTION  
FPGA I/O Bank 2 and Bank 3

Copyright 2006


SHEET 8 of 17

DOC# 500-112

REVISION C

ENGINEER  
CCAUTHOR  
GMADATE  
12-13-2006-16:56


SG-BGA-6007




Ironwood Connector



# **Analog-to-Digital Converter (ADC)** LTC1407-1, two-channel, 12-bit resolution, serial [www.linear.com/pc/productDetail.do?navId=H0,C1,C1155,C1001,C1158,P2484](http://www.linear.com/pc/productDetail.do?navId=H0,C1,C1155,C1001,C1158,P2484)




# **Digital-to-Analog Converter (DAC)** LTC2624, four-channel, 12-bit resolution, serial [www.linear.com/pc/productDetail.do?navId=H0,C1,C1155,C1005,C1156,P2048](http://www.linear.com/pc/productDetail.do?navId=H0,C1,C1155,C1005,C1156,P2048)




The DAC\_REF\_CD voltage is programmable via the I2C control interface on the LP3906 voltage regulator designated as IC18 on sheet 5. At power-up, this reference voltage is 3.3V.

# **Programmable Gain Amplifier (AMP)** LTC6912-1, two-channel, serial [www.linear.com/pc/productDetail.do?navId=H0,C1,C1154,C1009,C1121,P7596](http://www.linear.com/pc/productDetail.do?navId=H0,C1,C1154,C1009,C1121,P7596)




Thevenin termination to improve the signal integrity on these high-fanout signals.



ADC, DAC, pre-amplifier


Analog headers (see sheet 2)




## **Spartan-3A/3AN Starter Kit Board**

DESCRIPTION			ENGINEER
ADC, DAC, and Pre-amplifier			CC
Copyright 2006			AUTHOR
SHEET 10 of 17			GMA
DOC#	500-112	REVISION	C
DATE	12-13-2006	16:56	






  
www.st.com/stonline/products/families/memories/fl\_nor\_emb/fl\_m29dw.htm



XILINX<sup>®</sup>



TITLE

Spartan-3A/3AN Starter Kit Board

DESCRIPTION

M29DW323DT x8/x16 Parallel NOR Flash

Copyright 2006

ENGINEER

CC

AUTHOR

GMA

SHEET

12 of 17

DOC#

500-112


REVISION

C

DATE

12-13-2006\_16:56



## Atmel AT45DB161D 16 Mbit serial DataFlash® PROM



[www.atmel.com/products/DataFlash/](http://www.atmel.com/products/DataFlash/)

Jumper J1 defines which SPI Flash is used for SPI mode configuration and which is available using a second SPI slave select signal.

**NOTE:** Jumper J1 appears on schematic Page 3.



**Configure From:** Atmel

**STMicro**

**Atmel Select Signal:** SPI\_SS\_B


**ALT\_SS\_B**

**STMicro Select Signal:** ALT\_SS\_B

**SPI\_SS\_B**


**NOTE:** Only one of these devices may be loaded at the same time.

## STMicroelectronics M25P16 16 Mbit SPI serial Flash PROM



[www.st.com/stonline/products/families/memories/fl\\_ser/index.htm](http://www.st.com/stonline/products/families/memories/fl_ser/index.htm)

Platform Flash Jumper (Jumper J46)




Remove Jumper J46 to configure FPGA from SPI Flash PROM

Atmel DataFlash

STMicro SPI Flash

SPI Flash select jumpers (Jumper J1)

Mode Select Jumpers (Jumper J26)



Master SPI Mode M[2:0]=<0:0:1>


**NOTE:** Only one of these devices may be loaded at the same time.

The Spartan-3A Starter Kit board supports multiple pad landings for each SPI Flash architecture. However, only one STMicro and one Atmel PROM are mounted on the board.






## Spartan-3A/3AN Starter Kit Board


DESCRIPTION			ENGINEER
STMicro SPI serial Flash, Atmel serial DataFlash			CC
Copyright 2006			AUTHOR
SHEET 13 of 17			GMA
DOC#	500-112	REVISION	C
DATE	12-13-2006	16:56	



Eight discrete LEDs



Rotary knob switch with pushbutton switch



## Spartan-3A/3AN Starter Kit Board

DESCRIPTION  
Slide switches, Rotary knob, Character LCD,  
Pushbutton switches, discrete LEDs

Copyright 2006

ENGINEER  
CC

AUTHOR  
GMA

SHEET

14 of 17

DOC#


500-112

REVISION



0

DATE


12-13-2006\_16:56





The DDR2 SDRAM interface has specific pin assignment and layout requirements to support the Xilinx Memory Interface Generator (MIG) software. See the "DDR SDRAM" chapter in [UG334: Spartan-3A/3AN Starter Kit User Guide](#).



TITLE <b>Spartan-3A/3AN Starter Kit Board</b>			
DESCRIPTION <b>DDR2 SDRAM Termination Network (1 of 2)</b> Copyright 2006		ENGINEER CC	
		AUTHOR GMA	
SHEET 15 of 17	DOC# 500-112	REVISION B2	DATE 12-13-2006-16:56



The DDR2 SDRAM interface has specific pin assignment and layout requirements to support the Xilinx Memory Interface Generator (MIG) software. See the “DDR SDRAM” chapter in UG334: [Spartan-3A/3AN Starter Kit User Guide](#).

			
TITLE Spartan-3A/3AN Starter Kit Board			
DESCRIPTION DDR2 SDRAM Termination Network (2 of 2)		ENGINEER CC	
Copyright 2006		AUTHOR GMA	
SHEET 16 of 17	DOC# 500-112	REVISION B 2	DATE 12-13-2006_16:56



C

C

Pairs of pins on the header form potential differential I/O pairs.

Optionally, each pin can be a single-ended I/O pin.


Each individual differential I/O pair is routed with matched 100-ohm impedance.



The receive clock differential pair feeds the GCLK6 and GCLK7 global clock inputs, which in turn connect to the top, right DCM labeled DCM\_X2Y3

If using differential inputs, set the DIFF\_TERM=TRUE constraint. There are no external termination resistors provided on the board.

INST <I/O\_BUFFER\_INSTANTIATION\_NAME> DIFF\_TERM = "TRUE" ;



Recieve stake pins

Transmit stake pins

\*NOTE: These signals are 100R Differential pairs and must be routed within 0.25"

A

A

			
TITLE Spartan-3A/3AN Starter Kit Board			
DESCRIPTION Differential I/O Headers		ENGINEER CC	
Copyright 2006		AUTHOR GMA	
SHEET 17 of 17	DOC# 500-112	REVISION B2	DATE 12-13-2006_16:56