Notice of Disclaimer
The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm. IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications; http://www.xilinx.com/warranty.htm#critapps.

Automotive Applications Disclaimer
XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.

© Copyright 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.

Fedora Information
Xilinx obtained the Fedora Linux software from Fedora (http://fedoraproject.org/), and you may too. Xilinx made no changes to the software obtained from Fedora. If you desire to use Fedora Linux software in your product, Xilinx encourages you to obtain Fedora Linux software directly from Fedora (http://fedoraproject.org/), even though we are providing to you a copy of the corresponding source code as provided to us by Fedora. Portions of the Fedora software may be covered by the GNU General Public license as well as many other applicable open source licenses. Please review the source code in detail for further information. To the maximum extent permitted by applicable law and if not prohibited by any such third-party licenses, (1) XILINX DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE; AND (2) IN NO EVENT SHALL XILINX BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Fedora software and technical information is subject to the U.S. Export Administration Regulations and other U.S. and foreign law, and may not be exported or re-exported to certain countries (currently Cuba, Iran, Iraq, North Korea, Sudan, and Syria) or to persons or entities prohibited from receiving U.S. exports (including those (a) on the Bureau of Industry and Security Denied Parties List or Entity List, (b) on the Office of Foreign Assets Control list of Specially Designated Nationals and Blocked Persons, and (c) involved with missile technology or nuclear, chemical or biological weapons). You may not download Fedora software or technical information if you are located in one of these countries, or otherwise affected by these restrictions. You may not provide Fedora software or technical information to individuals or entities located in one of these countries or otherwise affected by these restrictions. You are also responsible for compliance with foreign law requirements applicable to the import and use of Fedora software and technical information.

Revision History
The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>01/13/2012</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
<tr>
<td>01/25/2012</td>
<td>1.1</td>
<td>Changed document title. Added BIST section. Changed Platform Flash to BPI Linear Flash. Added a note after Figure 30. Updated photos in Figure 2, Figure 3, and Figure 31.</td>
</tr>
<tr>
<td>02/27/2012</td>
<td>1.1.1</td>
<td>Added a note to Hardware Test Setup Requirements.</td>
</tr>
<tr>
<td>Date</td>
<td>Version</td>
<td>Revision</td>
</tr>
<tr>
<td>-----------</td>
<td>---------</td>
<td>--------------------------------------------------------------------------</td>
</tr>
<tr>
<td>07/10/2012</td>
<td>1.2</td>
<td>Added XPN number to title page. Updated Introduction and Hardware Test Setup Requirements. Added Kit Contents, Transceiver Bring-up Using Integrated Bit Error Ratio Test, and AMS Bring-up with the AMS101 Evaluation Card. Added Appendix B, Warranty. Removed “Modifying the Kintex-7 FPGA Base TRD” section.</td>
</tr>
</tbody>
</table>
Table of Contents

Revision History ................................................................. 2

Getting Started with the Kintex-7 FPGA KC705 Evaluation Kit

Introduction ................................................................. 7
Kit Contents ................................................................. 7
Basic Hardware Bring-up Using the BIST .................................. 9
Transceiver Bring-up Using Integrated Bit Error Ratio Test ................. 15
AMS Bring-up with the AMS101 Evaluation Card .......................... 17
Advanced Bring-up Using the Base Targeted Reference Design ........... 21

Appendix A: Additional Resources

Xilinx Resources .......................................................... 41
References ................................................................. 41

Appendix B: Warranty
Getting Started with the Kintex-7 FPGA KC705 Evaluation Kit

Introduction

The Kintex™-7 FPGA KC705 evaluation kit provides a comprehensive, high-performance development and demonstration platform using the Kintex-7 FPGA family for high-bandwidth and high-performance applications in multiple market segments. The kit enables designing with DDR3, I/O expansion through FMC, and common serial standards, such as PCI Express®, XAUI, and proprietary serial standards through the SMA interface [Ref 1], [Ref 8].

The built-in self-test (BIST) and Kintex-7 FPGA Base Targeted Reference Design (TRD) are developed on this kit.

This Getting Started Guide is divided into two sections:

- Basic Hardware Bring-up: Enables hands-on operation of all the features in the BIST, of the transceivers by using the LogiCORE™ IP Integrated Bit Error Ratio (IBERT) core, as well as evaluation of Agile Mixed Signal (AMS) using the AMS101 evaluation card.

- Advanced Operation: Enables hands-on operation with the base TRD, which features PCIe, DDR3 memory, and AXI—all supported through a custom evaluation graphical user interface (GUI).

Kit Contents

The Kintex-7 FPGA KC705 evaluation kit includes:

- KC705 base board, including the XC7K325T-2FFG900CES FPGA.
- AMS101 evaluation card, enabling evaluation of the AMS technology built into all 7 series FPGAs.
- Software and licenses:
  - ISE® Design Suite Installation DVD.
  - Printed entitlement voucher: Provides entitlement of the ISE Design Suite Logic Edition device-locked to the XC7K325T-2FFG900 FPGA. Follow the printed instructions on the voucher to redeem your software entitlement.
  - Fedora 16 Live DVD to support the Base Targeted Reference Design.
Kit Contents

- Designs:
  - Targeted Reference Design: Robust sub-system including PCIe Gen2 x4, Northwest Logic DMA, multi-port virtual FIFO, AXI, and DDR3 memory controller.
  - Additional Reference Designs: Numerous additional reference designs available online and linked from the KC705 product page [Ref 6]

- Documentation:
  - Kintex-7 FPGA KC705 Evaluation Kit Getting Started Guide (included in box)
  - KC705 Evaluation Board for the Kintex-7 FPGA User Guide [Ref 1] (online on product page)
  - KC705 Reference Design User Guide [Ref 2] (online on product page)
  - Kintex-7 FPGA Base Targeted Reference Design User Guide [Ref 4] (online on product page)
  - Board design files including schematics, Gerber files, and BOM (online on product page)

- Cables and power supply:
  - Universal 12V power adapter and cords
  - Two USB cables (1x USB Type-A/Mini-B and 1x USB Type-A/Micro-B) for download and debug
  - Ethernet crossover cable
  - HDMI cable
  - USB flash drive with documentation, reference designs, and board files
Basic Hardware Bring-up Using the BIST

The built-in self-test (BIST) tests many of the features offered by the Kintex-7 FPGA KC705 evaluation kit. The test is stored in the nonvolatile BPI Linear Flash memory, and configures the FPGA when the mode and upper flash address pins on the board are set for Master BPI.

Figure 1 provides an overview of the board features used by the BIST.

![Figure 1: KC705 Board Features Used by the BIST](image)

*Note:* For a diagram of all the features on the KC705, see UG810, *KC705 Evaluation Board for the Kintex-7 FPGA User Guide* [Ref 1].

Hardware Test Setup Requirements

The prerequisites for testing the design in hardware are:

- KC705 Evaluation board with the Kintex-7 FPGA XC7K325T-2FFG900CES device
- USB-to-Mini-B cable (for UART)
- AC power adapter (12 VDC)
- Terminal program [Ref 11]

*Note:* The Tera Term Pro program is used for illustrative purposes. Other programs can be used.

- USB-UART drivers from SiLabs [Ref 12]
Hardware Test Board Setup Requirements

This section details the hardware setup and use of the terminal program for running the BIST application. It contains step-by-step instructions for board bring-up.

KC705 Evaluation Board Setup

1. Set the jumpers and switches on the KC705 board as follows:
   - The mode switches (SW13) are set for Master BPI mode 010.
   - The upper flash address switches (SW13) are set to 11.

2. Verify the switch and jumper settings are set as shown in Table 1 and Figure 2.

*Note:* For this application, the board should be set up as a stand-alone system, with power coming from the cord and brick included with the KC705 evaluation kit.

<table>
<thead>
<tr>
<th>Switch</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW15</td>
<td>Board Power slide-switch</td>
</tr>
<tr>
<td></td>
<td>..</td>
</tr>
<tr>
<td>SW11</td>
<td>User GPIO DIP switch</td>
</tr>
<tr>
<td>4</td>
<td>Off</td>
</tr>
<tr>
<td>3</td>
<td>Off</td>
</tr>
<tr>
<td>2</td>
<td>Off</td>
</tr>
<tr>
<td>1</td>
<td>Off</td>
</tr>
<tr>
<td>SW13</td>
<td>Configuration Mode switch</td>
</tr>
<tr>
<td>5</td>
<td>Off</td>
</tr>
<tr>
<td>4</td>
<td>On</td>
</tr>
<tr>
<td>3</td>
<td>Off</td>
</tr>
<tr>
<td>2</td>
<td>On</td>
</tr>
<tr>
<td>1</td>
<td>On</td>
</tr>
</tbody>
</table>
Basic Hardware Bring-up Using the BIST

Hardware Bring-Up

This section details the steps for hardware bring-up:

1. With the board switched off, plug a USB-to-Mini-B cable into the UART port of the KC705 board and your PC (see Figure 3).
2. Install the power cable.
3. Switch the KC705 board power to ON.

Figure 2: BIST Switch and Jumper Settings
Install the UART Driver

1. Run the downloaded executable UART-USB driver file listed in Hardware Test Setup Requirements, page 9. This enables UART-USB communications with a host PC (see Figure 4).

2. Set the USB-UART connection to a known port in the Device Manager as follows:
   - Right-click My Computer and select Properties.
   - Select the Hardware tab, then click the Device Manager button.
   - Find and right-click the Silicon Labs device in the list. Then select Properties.
   - Click the Port Settings tab and the Advanced... button.
   - Select an open COM port between COM1 and COM4.
Figure 5 shows the steps needed to set the USB-UART port.

**Note:** Steps and diagrams refer to use with a Windows host PC with the Windows XP or Windows 7 operating system.
Run the BIST Application

1. Start the installed terminal program.
2. Press PROG (SW14) on the KC705 board, and view the BIST output on the terminal window (see Figure 6).

3. Select the relevant tests to run, and observe the results.

For more information on the BIST software and additional tutorials, including how to restore the default content of the onboard nonvolatile storage, see the KC705 board information references [Ref 8].
Transceiver Bring-up Using Integrated Bit Error Ratio Test

The LogiCORE IP Integrated Bit Error Ratio (IBERT) core is used to create a pattern generation and verification design to exercise the Kintex-7 FPGA GTX transceivers. A graphical user interface is provided through the IBERT console window of the ChipScope™ Pro analyzer.

Additional Hardware Test Setup Requirements

The prerequisite for testing the design in hardware is:

- Platform Cable USB II

Hardware Test Board Setup

This section details the hardware setup and use of the terminal program for running the IBERT demonstration. It details step-by-step instructions for board bring-up.

KC705 Evaluation Board Setup

1. Set the jumpers and switches on the KC705 board as follows:
   a. The mode switches (SW13) are set for Master BPI mode 010.
   b. The upper flash address switches (SW13) are set to 11.
2. Verify the switch and jumper settings are as shown in Table 2 and Figure 7.

**Note:** For this application, the board should be set up as a stand-alone system, with power coming from the cord and brick that comes with the KC705 evaluation kit.

**Table 2: Switch & Jumper Settings**

<table>
<thead>
<tr>
<th>Switch</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW15</td>
<td>Board Power slide-switch</td>
</tr>
<tr>
<td></td>
<td>..</td>
</tr>
<tr>
<td></td>
<td>Off</td>
</tr>
<tr>
<td>SW13</td>
<td>Configuration Mode switch</td>
</tr>
<tr>
<td>5</td>
<td>Off</td>
</tr>
<tr>
<td>4</td>
<td>On</td>
</tr>
<tr>
<td>3</td>
<td>Off</td>
</tr>
<tr>
<td>2</td>
<td>Off</td>
</tr>
<tr>
<td>1</td>
<td>On</td>
</tr>
</tbody>
</table>
3. Unzip the reference design files to your C drive.
4. Connect the Platform Cable USB II between the KC705 board and the PC.
5. Install the power cable.
6. Switch the KC705 board to ON.

Run the IBERT Demonstration

1. Open the ChipScope Pro analyzer.
2. Select JTAG Chain > Xilinx Platform USB Cable...(Figure 8).
   a. Set the speed to 6 MHz.

![Figure 7: Switch Settings and Jumper Settings](UG883_36_062712)

![Figure 8: ChipScope Pro Analyzer Cable Setup](UG883_36_060512)
AMS Bring-up with the AMS101 Evaluation Card

The Xilinx® 7 series FPGAs each feature a 1 MSPS, 12-bit, analog-to-digital converter built into the FPGA for everything from simple analog monitoring to more signal processing intensive tasks like linearization, calibration, oversampling and filtering. The Kintex-7 FPGA KC705 evaluation kit includes the hardware and software to evaluate this feature and determine how it will be useful in your end system.

For more information on the IBERT tutorial and additional tutorials, including the Chipscope analyzer project for Bank 117 and rebuilding the tutorial source, see the KC705 board information references [Ref 8].

AMS Bring-up with the AMS101 Evaluation Card

For evaluation of Xilinx Agile Mixed Signal (AMS) capability, you will need the following from your kit:

- Access to XADC header in your FPGA base board
- AMS101 evaluation card (Figure 10)
- USB flash drive with the following software:
  - FPGA design programming files
  - USB/UART drivers
  - AMS evaluator tool GUI
Requirements to Get Started

1. Open the USB/UART as described in Install the UART Driver, page 12.
2. Install the National Instruments LabVIEW Run-Time Engine 2011 Installer using either method a, b, or c:
   a. AMS101_Installer.zip
      - This ZIP file puts a folder on your drive called AMS101_Installer.
      - Open AMS101_Installer\Volume and double-click setup.exe to run the setup program.
      - Running the setup program requires a reboot of your system.
   b. LabVIEW 32-bit Run-Time Engine [Ref 9]:
   c. LabVIEW 64-bit Run-Time Engine [Ref 10]:

   Note: The procedures for 32-bit customers and 64-bit customers are identical except for the run-time engine that is downloaded.
3. Install the ISE® Design Suite or use an existing ISE software install to open the ChipScope analyzer.
4. Unzip the AMS_Eval_Demo_Files_<ISE_Version> from the <Kit_Name>_Reference_Designs folder on the USB drive so you have access to the AMS bitstream.
Evaluating AMS

1. Connect and power the hardware:
   a. Plug the AMS101 evaluation card into the XADC header on your FPGA base board.
      
      \textit{Note:} Ensure the notch on the XADC header lines up correctly with the AMS101 evaluation card (see Figure 11).

   b. Power up the FPGA base board

2. Download the design to the FPGA:
   a. Open the ChipScope analyzer in the ISE software.
   b. Click the \texttt{Open\_cable} command.
   c. Select \texttt{Device}, choose \texttt{Configure}, and click \texttt{Select New File}.
   d. Open \texttt{AMS\_KC705\_bitstream.bit} from \texttt{AMS\_Eval\_Demo\_Files\_<ISE\_Version>}.  

3. Run the AMS101 Evaluator LabVIEW GUI executable:
   a. Open AMS101 Evaluator GUI V1.0.exe from \texttt{AMS\_Eval\_Demo\_Files\_<ISE\_Version>} on the USB drive.

The AMS101 Evaluator GUI is shown in Figure 12.
The AMS Evaluator Tool allows designers to quickly evaluate the analog signals in the time domain, frequency domain, display linearity, verify the XADC register settings, and measure the internal temperature sensor and supply voltages.

For a more extensive explanation of the AMS101 evaluation card and the applicable files on the USB flash drive, refer to UG886, *AMS Evaluation Platform User Guide* [Ref 5].

AMS Evaluator source code is not provided.
Advanced Bring-up Using the Base Targeted Reference Design

The primary components of the Kintex-7 FPGA Base TRD are:
- Integrated Endpoint block for PCI Express (PCIe) [Ref 3]
- Northwest Logic Packet DMA [Ref 13]
- Multiport Virtual FIFO

The TRD system can sustain up to 10 Gb/s throughput end to end.

Figure 13 provides an overview of the TRD.

![Kintex-7 FPGA Base TRD Block Diagram](image)

**Note:** In Figure 13 the arrows indicate AXI interface directions (from master to slave). They do not indicate data flow directions.

Components

The Kintex-7 FPGA Base TRD features these components:
- Kintex-7 FPGA integrated Endpoint block for PCI Express:
  - Configured with 4 lanes at a 5 Gb/s link rate (Gen2) or 8 lanes at a 2.5 Gb/s link rate (Gen1) for PCI Express v2.0
  - Provides a user interface compliant with AXI4-Stream interface protocol
  - Performance monitor tracks the integrated block’s AXI4-Stream interface for PCIe transactions
- Bus Mastering Scatter-Gather Packet DMA from Northwest Logic, a multichannel DMA:
  - Supports full-duplex operation with independent transmit and receive paths
  - Provides an AXI4-Stream interface on the back end
• Monitors the performance of data transfers in receive and transmit directions
• Provides an AXI4 memory-mapped target interface to access user-defined registers

Note: The Northwest Logic Packet DMA shipped with the Base TRD is an evaluation version and expires after 12 hours of run time. To get the full version, contact Northwest Logic [Ref 16].

• Multiport Virtual FIFO:
  • DDR3 SDRAM SODIMM (64-bit @ 1600 Mb/s; 800 MHz) is used for buffering packets. The memory controller delivered through the memory interface generator (MIG) tool interfaces to the DDR3 memory.
  • AXI Interconnect IP along with the memory controller supports multiple ports on the memory.
  • The Packetized Virtual FIFO controller controls addressing of the DDR3 memory for each port, allowing DDR3 to be used as Virtual Packet FIFO.

• Software driver for a 32-bit Linux platform:
  • Configures the hardware design parameters
  • Generates and consumes traffic
  • Provides a GUI to report status and performance statistics

The Kintex-7 FPGA integrated Endpoint block for PCI Express and the Packet DMA are responsible for data transfers from host system to Endpoint card (S2C) and Endpoint card to host system (C2S). Data to and from the host is stored in a Virtual FIFO built around the DDR3 memory. This Multiport Virtual FIFO abstraction layer around the DDR3 memory allows the user to move traffic efficiently without the need to manage addressing and arbitration on the memory interface. It also provides more depth than storage implemented using Block RAMs.

The integrated Endpoint block for PCI Express, Packet DMA, and Multiport Virtual FIFO form the base system. The base system can bridge the host to any user application running on the other end. The raw data packet module is a dummy application that generates and consumes packets. It can be replaced by any user specific protocol like Aurora or XAUI.

The software driver runs on the host system. It generates raw data traffic for transmit operations in the S2C direction. It also consumes the data looped back or generated at the application end in the C2S direction.
Hardware Test Setup Requirements

These are the prerequisites for testing the design in hardware:

- KC705 Evaluation board with the Kintex-7 FPGA XC7K325T-2FFG900C device
- Design zip file (available on the USB stick) with:
  - Design source files
  - Device driver files
  - Board design files
  - Documentation
- ISE Design Suite Logic Edition Tools, v13.4 or later
- Micro USB cable
- 4-pin to 6-pin PCIe adapter cable
- Fedora 16 Live DVD [Ref 14]
- PC with PCIe v2.0 slot. For a complete list of machines tested, and all known issues, refer to the Kintex-7 FPGA Base Targeted Reference Design Release Notes and Known Issues Master Answer Record (http://www.xilinx.com/support/answers/45679.htm). This PC could also have Fedora Core 16 Linux OS installed on it.

TRD Demonstration Setup

This section describes hardware setup and use of the application GUI to help the user get started quickly with the design in hardware. It provides a step-by-step explanation of hardware bring-up, and describes using the application GUI.

**Note:** When following the demonstration setup steps for the Kintex-7 FPGA Base TRD, if the behavior is not as described, refer to the known issues on the xilinx.com website [Ref 7].

Board Setup

This section describes how to set up the KC705 Evaluation board required to demonstrate the TRD.

1. Set the KC705 Jumpers and Switches: Verify that the KC705 Evaluation board jumpers and switches are set as shown in Table 3 and Figure 14.

**Table 3: Switch and Jumper Settings**

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Function</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>J32</td>
<td>PCIe configuration width — 4 lane design</td>
<td>Jump 3-4</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Switch</th>
<th>Function or Type</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW15</td>
<td>Board power slide-switch</td>
<td>Off</td>
</tr>
<tr>
<td>SW11</td>
<td>User GPIO DIP switch</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Off</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Off</td>
</tr>
</tbody>
</table>
### Table 3: Switch and Jumper Settings (Cont’d)

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Function</th>
<th>Setting</th>
</tr>
</thead>
</table>
| S13    | DIP switch SW13 positions 1 and 2 control the setting of address bits of the flash.  
DIP switch SW13 positions 3, 4, and 5 control which configuration mode. |         |
|        | M2 =0 M1=1 M0=0 – Master BPI                                             | Off     |
|        | M2 =0 M1=0 M0=1 – Master SPI                                              | On      |
|        | M2 =1 M1=0 M0=1 – JTAG                                                    | Off     |
| 5 (M0) |                                                                          |         |
| 4 (M1) |                                                                          |         |
| 3 (M2) |                                                                          |         |
| 2      |                                                                          | Off     |
| 1      |                                                                          | Off     |

**Figure 14:** Switch and Jumper Settings
Hardware Bring-Up

This section presents steps for hardware bring-up.

1. With the host system switched off, insert the KC705 board in the PCIe slot through the PCI Express x8 or x16 edge connector (Figure 15).

The TRD programmed on the KC705 board has a 4-lane PCIe v2.0 configuration, running at a 5 Gb/s link rate per lane. The PCI Express specification allows for a smaller lane width Endpoint to be installed into a larger lane width PCIe connector.

2. Figure 16 shows the 12V power connection. Connect the 12V ATX power supply’s available 4-pin connector to the board (J49) via a 4-pin to 6-pin PCIe adapter cable. Toggle the Power switch SW15 to the ON position.
3. Make sure the connections are tight, and then power on the PC system. 

*Note:* If the user wishes to boot Linux from the Fedora 16 Live DVD, place the DVD in the PC’s CD-ROM drive as soon as the PC system is powered on.

4. Verify the status of the design on the KC705 LEDs. The design provides status on the GPIO LEDs on the upper right of the KC705 board (Figure 17). After the PC system is powered on and the TRD has successfully configured, status LEDs, from right to left, should indicate:

- LED 0 — ON if the PCIe link is up
- LED 1 — Flashes if the PCIe user clock is present
- LED 2 — ON if lane width is what is expected, else it flashes (for a 4 lane design, the expected lane width is 4; for an 8 lane design, the expected lane width is 8)
- LED 3 — ON if memory calibration is done
- LED 4 to LED 7 — Not connected
Install the Linux Driver

1. If Fedora 16 is installed on the PC system’s hard disk, boot as a root-privileged user, and skip to step 3, page 28.

2. To boot from the Fedora 16 Live DVD provided in the kit, place the DVD in the PC’s CD-ROM drive. The Fedora 16 Live Media is for Intel-compatible PCs. The DVD contains a complete, bootable 32-bit Fedora 16 environment with the proper packages installed for the TRD demonstration environment. For more details, see Fedora Information, page 2. The PC boots from the CD-ROM drive and logs into a liveuser account. This account has kernel development root privileges required to install and remove device driver modules.

Note: Users might have to adjust BIOS boot order settings to make sure that the CD-ROM drive is the first drive in the boot order. To enter the BIOS menu to set the boot order, press the DEL or F2 key when the system is powered on. Set the boot order and save the changes. (The DEL or F2 key is used by most PC systems to enter the BIOS setup. Some PCs might have a different way to enter the BIOS setup.)

The PC should boot from the CD-ROM drive. The images in Figure 18 are seen on the monitor during boot up.
Advanced Bring-up Using the Base Targeted Reference Design

3. After Fedora 16 Core boots, open a terminal window (click Activities, click Application, scroll down, and click the Terminal icon). To find out if the PCIe Endpoint is detected, at the terminal command line, type

```bash
$ lspci
```

The `lspci` command displays the devices in the PCI and PCI Express buses of the PC. On the bus of the KC705 card slot is the message

```
Communication controller: Xilinx Corporation Device 7042
```

This message confirms that the design programmed into the KC705 board has been found by the BIOS and the Fedora 16 OS. The bus number varies depending on which PC motherboard and slot are used. Figure 19 shows a `lspci` output for an example system. Xilinx device 7042 has been found by the BIOS on bus number 2 (02:00.0 - bus:dev.function).

---

Figure 18: Fedora 16 Live DVD Booting
4. Insert the USB flash drive into a USB connector of the PC System. Allow Fedora 16 to mount the USB device, and an icon pops up on the desktop.

**Caution!** Before powering down the system or removing the flash drive, make sure the USB drive is always unmounted. To unmount the drive, right-click the USB flash drive icon and select **Safely Remove Drive**. If the USB flash drive is not unmounted, files can be corrupted or the kernel might crash.

Double click the USB flash drive icon and copy the `k7_pcie_dma_ddr3_base` folder into any directory.

5. To set up and run the TRD demonstration, the software driver should be installed on the PC system. Software driver installation involves:
   a. Building the kernel objects and the GUI
   b. Inserting the driver modules into the kernel.
   After the driver modules are loaded, the application GUI can be invoked. The user can set parameters through the GUI and run the TRD.
   When the user is done running the TRD, the application GUI can be closed and the drivers can be removed.

A script is provided to execute all the above actions so that the user can quickly start the TRD.

The `k7_trd_lin_quickstart` script is available in the `k7_pcie_dma_ddr3_base` folder. Right click the script, select **properties**, go to the **permissions** tab, check
the box **Allow executing file as program**—this makes the script executable. Close the window.

To run the script, double-click `k7_trd_lin_quickstart` in the `k7_PCIE_DMA_DDR3_BASE` folder (Figure 20). The window prompt in Figure 21 appears.

![Figure 20: Load Driver and Launch Application GUI](image)

Do you want to run "k7_trd_lin_quickstart", or display its contents?

"k7_trd_lin_quickstart" is an executable text file.

![Figure 21: Run in Terminal](image)

Click **Run in Terminal** to proceed. The application GUI is invoked.

Proceed to the next section, **Using the Application GUI**, to set design parameters and run the TRD.
Using the Application GUI

When the drivers are loaded and the Performance Monitor GUI is invoked, the user can configure the sending and receiving of data. The GUI allows the user to observe the collected statistics and other status information.

1. Click the **System Status** tab to verify the status of the KC705 board and the PCIe link (see Figure 22 and Table 4).

---

**Figure 22**: Verify Board Status in the Performance Monitor
2. To start data traffic on the two data paths:
   
a. Click **Start Test** on Raw Data Path0 as shown in **Figure 23**. This enables the driver to start generating the data for Raw Data Path0.

b. Click **Start Test** on Raw Data Path1 as shown in **Figure 23**. This enables the driver to start generating the data for Raw Data Path1.

---

**Table 4: KC705 Board Status Field Explanations**

<table>
<thead>
<tr>
<th>Field</th>
<th>Status</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Link Status</td>
<td>Up</td>
<td>This confirms that the PCIe link is up and a PCIe connection is established between the Kintex-7 FPGA Endpoint for PCI Express and the PC motherboard chipset.</td>
</tr>
<tr>
<td>Link Speed</td>
<td>5.0 Gb/s</td>
<td>This confirms that the PCIe link is operating at line rate speed per PCI Express, v2.0.</td>
</tr>
<tr>
<td>Link Width</td>
<td>x4</td>
<td>This confirms that the PCIe link is trained as a x4 link.</td>
</tr>
</tbody>
</table>
3. Verify TRD operations through the status information provided by the GUI (see Figure 24).
   a. Verify the PCIe throughput.
   b. Verify the DMA channel throughput for the Raw Data Path0.
   c. Verify the DMA channel throughput for the Raw Data Path1.
   d. Verify there are no buffer descriptor errors for error-free operation.

Figure 23: Start Data Traffic from the Performance Monitor
The Kintex-7 FPGA PCIe-DMA TRD is now set up and running. Close the Application GUI to unload the software drivers and stop traffic flow.

**Evaluating the Kintex-7 FPGA Base TRD**

The Kintex-7 FPGA Base TRD provides a Performance and Status monitor application and GUI. The application enables customers to evaluate different system parameters. This section demonstrates performance variances for the PCI Express and DMA interfaces based on the parameters set.

To evaluate the Kintex-7 FPGA Base TRD:

1. Launch the Performance Monitor for the Kintex-7 FPGA Base TRD.
   a. Navigate to the `k7_pcie_dma_ddr3_base` folder.
b. Double-click `k7_lin_trd_quickstart` (Figure 25)—make sure that the script has executable permission—to launch the Performance Monitor and Status GUI.

![Launch the Performance Monitor and Status GUI](image)

Figure 25: Launch the Performance Monitor and Status GUI

c. A window prompt appears as shown in Figure 26. Click Run in Terminal to proceed.

![Run k7_lin_trd_quickstart](image)

Figure 26: Run k7_lin_trd_quickstart

2. Set up the test parameters in the Performance Monitor.
   a. Two data paths are available: Raw Data Path0 and Raw Data Path1. On each path, set the Packet Size to a value between 64 – 32,768 bytes.

3. Execute the test, and view payload statistics in the Performance and Status Monitor (see Figure 27).
   a. Click Start Test to start the performance test.
   b. Click the Payload Statistics tab to view data transfers on the DMA channels.
   c. Click Stop Test to stop data traffic.
d. Vary the Packet Size parameters for the Raw Data Paths (see Figure 28) and click **Start Test**. Then view the payload statistics to review data transfer rate on the DMA channels. With a decrease in packet size, the performance drops.

**Note:** Before changing packet size, click **Stop Test**, change the size, and then click **Start Test**.
4. Click the **PCIe Statistics** tab to view data transfer numbers with varying packet sizes on the PCIe interface (Figure 29).

![Figure 28: Effect of Varying Packet Sizes on Performance](image)

**Note:** For packet sizes equal to 64 or 128 bytes, the throughput is reduced and might not be visible on the **Payload Statistics** tab. The exact values can be viewed on the **System Status** tab.
The system performance of the Kintex-7 FPGA Base TRD has now been evaluated using the pre-built demonstration design bit file.

Now that the Kintex-7 FPGA Base TRD demonstration has been set up and evaluated, the design can be modified. Before the design can be modified, make sure to install the ISE Design Suite Logic Edition tools on a PC. It is not required that tools be installed on the PC System in which the KC705 Evaluation board is plugged in via the PCIe edge connector.

Figure 29: PCIe Statistics in the Performance Monitor

The system performance of the Kintex-7 FPGA Base TRD has now been evaluated using the pre-built demonstration design bit file.

Now that the Kintex-7 FPGA Base TRD demonstration has been set up and evaluated, the design can be modified. Before the design can be modified, make sure to install the ISE Design Suite Logic Edition tools on a PC. It is not required that tools be installed on the PC System in which the KC705 Evaluation board is plugged in via the PCIe edge connector.
Appendix A

Additional Resources

Xilinx Resources

To search the Answer database of silicon, software, and IP questions and answers, or to create a technical support WebCase, see the Xilinx Support website at:

http://www.xilinx.com/support

For a glossary of technical terms used in Xilinx documentation, see:


References

These documents provide supplemental material useful with this user guide.
1. UG810, KC705 Evaluation Board for the Kintex-7 FPGA User Guide
2. UG845, KC705 Reference Design User Guide
3. UG798, ISE Design Suite 13: Installation and Licensing Guide
4. UG882, Kintex-7 FPGA Base Targeted Reference Design User Guide
5. UG886, AMS Evaluation Card User Guide

Additional Useful Sites for Boards and Kits

6. Updated information about the Kintex-7 FPGA Base TRD and Kintex-7 FPGA KC705 Evaluation kit
   www.xilinx.com/kc705
7. Design advisories by software release for Kintex-7 FPGA KC705 Evaluation kit
   http://www.xilinx.com/support/#nav=sd-nav-link-179661&tab=tab-bk
8. KC705 support website
9. LabVIEW 32-bit Run-Time Engine:
10. LabVIEW 64-bit Run-Time Engine:

Third Party Resources

Documents associated with other software, tool, and IP used by the base TRD are available at these vendor websites:

11. Tera Term Pro program:
    http://hp.vector.co.jp/authors/VA002416/teraterm.html
12. Drivers on the Silicon Labs site:
   http://www.silabs.com/Support%20Documents/Software/CP210x_VCP_Win_XP_S2K3_Vista_7.exe

13. Northwest Logic DMA back end core:
    http://www.nwlogic.com/packetdma

14. Fedora project:
    http://fedoraproject.org

15. Fedora is a Linux-based operating system used in the development of this TRD.

16. The GTK+ project API documentation:
    http://www.gtk.org/documentation.php
    GTK+ is a toolkit for creating graphical user interfaces (GUI).
Appendix B

Warranty

THIS LIMITED WARRANTY applies solely to standard hardware development boards and standard hardware programming cables manufactured by or on behalf of Xilinx ("Development Systems"). Subject to the limitations herein, Xilinx warrants that Development Systems, when delivered by Xilinx or its authorized distributor, for ninety (90) days following the delivery date, will be free from defects in material and workmanship and will substantially conform to Xilinx publicly available specifications for such products in effect at the time of delivery. This limited warranty excludes:

(i) engineering samples or beta versions of Development Systems (which are provided "AS IS" without warranty); (ii) design defects or errors known as "errata";

(iii) Development Systems procured through unauthorized third parties; and

(iv) Development Systems that have been subject to misuse, mishandling, accident, alteration, neglect, unauthorized repair or installation. Furthermore, this limited warranty shall not apply to the use of covered products in an application or environment that is not within Xilinx specifications or in the event of any act, error, neglect or default of Customer.

For any breach by Xilinx of this limited warranty, the exclusive remedy of Customer and the sole liability of Xilinx shall be, at the option of Xilinx, to replace or repair the affected products, or to refund to Customer the price of the affected products. The availability of replacement products is subject to product discontinuation policies at Xilinx. Customer may not return product without first obtaining a customer return material authorization (RMA) number from Xilinx.

THE WARRANTIES SET FORTH HEREIN ARE EXCLUSIVE. XILINX DISCLAIMS ALL OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, AND ANY WARRANTY THAT MAY ARISE FROM COURSE OF DEALING, COURSE OF PERFORMANCE, OR USAGE OF TRADE. (2008.10)

Do not throw Xilinx products marked with the “crossed out wheeled bin” in the trash. Directive 2002/96/EC on waste electrical and electronic equipment (WEEE) requires the separate collection of WEEE. Your cooperation is essential in ensuring the proper management of WEEE and the protection of the environment and human health from potential effects arising from the presence of hazardous substances in WEEE. Return the marked products to Xilinx for proper disposal. Further information and instructions for free-of-charge return available at: http://www.xilinx.com/ehs/weee.htm.