

SP605 MultiBoot Design

December 2009

Overview

- **Spartan-6 MultiBoot Capability**
- **Xilinx SP605 Board**
- **Software Requirements**
- **SP605 Setup**
- **Compiling the MultiBoot Design**
- **Run MultiBoot Design**
- **Spartan-6 MultiBoot Details**
- **References**

Note: This presentation applies to the SP605

Spartan-6 MultiBoot Capability

- **MultiBoot Capability**

- FPGA Application controlled configuration
- Bitstream selection of multiple applications

- **Safe Update**

- Golden bitstream
- Upgradeable bitstream
- Failure recovery
 - Possible Triggers (CRC error, IDCODE error, WDT timeout)

SP605 MultiBoot Design Description

▪ Description

- Reconfiguration of FPGA based on error condition or command from user logic. Spartan-6 MultiBoot logic used to clear configuration memory and restart the configuration process (REBOOT) from an external non-volatile memory (e.g. SPI Flash). Location of new bitstream is determined by dedicated Spartan-6 address registers (General_1 to General_4)

▪ Reference Design IP

- RTL state machine utilizing ICAP primitive and IPROG command to initiate REBOOT
- RTL counter
- RTL logic for Pushbutton inputs and LED outputs

▪ Reference Design Source and Application

- [rdf0028.zip](#)

Upgrade Example

MultiBoot: Process by which the FPGA selectively reprograms and reloads its bitstream from an attached external memory.


Safe update: Field updating bitstream storage with a new bitstream in such a manner to prevent any failure due to a failure in the update process. This is accomplished with the enhanced MultiBoot available in Spartan-6.

Can a multi-boot system be implemented without safe update design considerations?


Yes – If there are no potential for disruptions during flash loading

How is a system upgraded?

1. New multi-boot image is created
2. System setup to receive the new image
3. User application erases section of Flash
4. The new image is delivered into the system's Flash
5. User application resets system



Xilinx SP605 Board




ISE Software Requirement

- Xilinx ISE 11.4 software



Setup for the SP605 IBERT Designs

- **Connect a USB Type-A to Mini-B cable to the USB JTAG connector on the SP605 board**
 - Connect this cable to your PC



SP605 Setup



Set the mode pins for SPI Flash

- M0 = 1
- M1 = 0

SP605 Setup




■ Disable System ACE

- Turn S1 #4 off
- Or remove CF Card


SP605 Setup

- Turn SP605 Board power on



Compile MultiBoot Design

- Unzip the rdf0028.zip file




Compile MultiBoot Design

- At a command prompt, type:

`cd sp605_multiboot`

`run_all_build_script.bat`




```
C:\> Command Prompt
Microsoft Windows XP [Version 5.1.2600]
(C) Copyright 1985-2001 Microsoft Corp.

C:\>cd sp605_multiboot
C:\sp605_multiboot>run_all_build_script.bat
```

Note: Takes about five minutes

Program SPI MultiBoot Design

- Open iMPACT
 - impact



```

C:\ Command Prompt
Writing file "incomplete_dual_image_SP605.mcs".
Writing file "incomplete_dual_image_SP605.prm".
Writing file "incomplete_dual_image_SP605.cfi".

C:\sp605_multiboot\PROM_files>rem combine boot header with golden and multiboot
image into one MCS file for iMPACT

C:\sp605_multiboot\PROM_files>type boot_header_only_SPI_x1.mcs incomplete_dual_i
mage_SP605.mcs 1>header_golden_multiboot.mcs

boot_header_only_SPI_x1.mcs

incomplete_dual_image_SP605.mcs

C:\sp605_multiboot\PROM_files>rem delete intermediate MCS files to avoid confusi
on

C:\sp605_multiboot\PROM_files>del incomplete_dual_image_SP605.*



C:\sp605_multiboot\PROM_files>cd ..
C:\sp605_multiboot>impact

```

Program SPI MultiBoot Design


■ Select

- Create a new project
- Configure devices using Boundary Scan (JTAG)




Program SPI MultiBoot Design

- Right click on the “SPI/BPI ?” box and select Add SPI/BPI Flash...
 - Select the <Design path>\PROM_files\header_golden_multiboot.mcs




Program SPI MultiBoot Design

- In the **Select Attached SPI/BPI GUI**, select
 - **SPI PROM**
 - **W25Q64BV**
 - Data Width: **1**



Program SPI MultiBoot Design


- Program the SPI Flash:
 - Right-click on the Flash and select Program



Note: Programming takes about fifteen minutes


Program SPI MultiBoot Design

- Erase Before Programming must be selected



Run MultiBoot Design


- **Cycle board power**
 - The multiboot_image design boots
- **The LED pattern will show a double flash of the four LEDs**
- **Press SW7 (1)**
 - This issues a REBOOT command to Spartan-6 configuration logic
 - The DONE led (DS17) (2) will go out momentarily
 - The SP605 will reboot into the double flash design (3)



Run MultiBoot Design


- Press SW5 (1)

- This will simulate a failed programming of the multiboot_image design
- SW5 erases the first block of the multiboot_image in Flash



Run MultiBoot Design

- **Press SW7 (1)**
 - This issues a REBOOT command to Spartan-6 configuration logic
 - The DONE led (DS17) (2) will go out momentarily
 - The SP605 will reboot into the golden_image, a single flash design (3)
- **This shows the loading of the golden original file in case of a programming failure**



Spartan-6 MultiBoot Details

MultiBoot Register Setup & Command

▪ General Configuration Registers

- Sticky 16-bit registers that are maintained after reboot
 - General 1, 2 - Set to hold address of Multi-boot bitstream
 - General 3, 4 - Set to hold address of Golden bitstream
 - General 5 - User Data
- All registers loaded at base address of Flash (SPI or BPI) and constant
- Bitfiles and designs (ICAP commands) are independent of addressing

▪ REBOOT command – Loads multi-boot image directly

- Issued via ICAP to reload multi-boot address space
- Jumps to address based on Strike Count, which increments on a failure
 - Load Multi-boot (Gen 1,2) when Strike Count < 3
 - Load Golden (Gen 3,4) when Strike Count < 6

▪ See UG380 for MultiBoot details

MultiBoot Register Setup & Command

- Below is a sample of the boot header HEX file, `boot_header_only_SPI_x1.hex`
- To change the Golden image and MultiBoot image address locations to a different location in the SPI Flash
 - Edit the `boot_header_only_SPI_x1.hex`. See the highlighted numbers below.
 - Edit the `promgen` command in the `run_all_build_script.bat`. Specifically the `promgen "-u <address>"` values need to match the boot header HEX value locations.

```
FFFFFFFF // DUMMYWORD, DUMMYWORD
AA995566 // SYNCWORD
31E1FFFF
32610000 // 32A1=GENERAL1 0x0000=address[15:0] MultiBoot image location
32810340 // 3281=GENERAL2 0x03=SPiX1 read command, 0x40=address[23:16] MultiBoot image address
32A10000 // 32A1=GENERAL3 0x0000=address[15:0] Golden image address location
32C10301 // 32C1=GENERAL4 0x03=SPiX1 read command, 0x01=address[23:16] of Golden image address
32E10000
30A10000
33012100
3201001F
30A1000E
20002000 // NOOP, NOOP
20002000 // NOOP, NOOP
```

MultiBoot Register Setup & Command

- IPROG command issued via the logic in ICAP_SP605_reboot.v

```
UltraEdit-32 - [C:\sp605_multiboot\multiboot_image\source\ICAP_SP605_reboot.v]
File Edit Search Project View Format Column Macro Advanced Window Help


104         if (MBT_REBOOT)
105             begin
106                 next_state = SYNC_H;
107                 icap_ce     = 0;
108                 icap_wr     = 0;
109                 icap_din    = 16'hAA99; // Sync word
110                 part 1
111             end
112         else
113             begin
114                 next_state = IDLE;
115                 icap_ce     = 1;
116                 icap_wr     = 1;
117                 icap_din    = 16'hFFFF; // Null data
118             end
119         end
120     SYNC_H:
121     begin
122         next_state = SYNC_L;
123         icap_ce     = 0;
124         icap_wr     = 0;
125         icap_din    = 16'h5566; // Sync word part 2
126     end
127 //-----
128
129     SYNC_L:
130     begin
131         next_state = NUL_H;
132         icap_ce     = 0;
133         icap_wr     = 0;
134         icap_din    = 16'h30A1; // Write to
135         Command Register....
136     end
```

Table 7-1: Example Bitstream for IPROG through ICAP


Configuration Data (hex)	Explanation
FFFF	Dummy Word
AA99	Sync Word
5566	Sync Word
3261	Type 1 Write 1 Words to GENERAL_1
XXXX	Warm Boot Start Address [15:0]
3281	Type 1 Write 1 Word to GENERAL2
XXXX	OPCODE and Address [23:16]
32A1	Type 1 Write 1 Word to GENERAL3
XXXX	Fallback Start Address [15:0]
32C1	Type 1 Write 1 Word to GENERAL4
XXXX	OPCODE and Fallback Address [23:16]
30A1	Type 1 Write 1 Word to CMD
000E	IPROG Command
2000	Type 1 NO OP

Spartan-6 Memory Map & Flow Diagram

Memory Map




Flow Diagram



Design Requirements

Spartan-6 Multi-boot and Golden Designs



BitGen Options

-g register_write_disable:yes
-g reset_on_error:yes


Baseline

Manually created with SYNC, General Registers, and REBOOT command
BitGen will auto create in 11.4 as part of Golden image

Upgrading Flash

- **Steps in the multi-boot and safe update process:**
- **Erase: What if the power goes down?**
 - Erased flash will contain all F's in erased locations starting from bottom up
 - Partial erasing will erase SYNC word and config attempts will time out
 - CFG_TIMER will trigger reboot of “Golden Image”
 - CFG_TIMER value can be adjusted
- **Program: What if the power or data link goes down?**
 - Loading bitfile in top down method will write the SYNC word last
 - The flash will be in the same condition as a partially erased flash
 - Error management is now the same as Erased condition
- **Verify: Problems during this phase?**
 - Any CRC error will trigger a reload of the Golden image
- **Re-start system**
 - Issue REBOOT via ICAP from multi-boot application
 - Pulse PROG or cycle power to reset system after Golden load

Flash Memory States



References

References

- **Spartan-6 Configuration**

- Spartan-6 FPGA Configuration User Guide – UG380

http://www.xilinx.com/support/documentation/user_guides/ug380.pdf

Documentation

Documentation

- **Spartan-6**

- Spartan-6 FPGA Family

- <http://www.xilinx.com/products/spartan6/index.htm>

- **SP605 Documentation**

- Spartan-6 FPGA SP605 Evaluation Kit

- <http://www.xilinx.com/products/devkits/EK-S6-SP605-G.htm>

- SP605 Hardware User Guide

- http://www.xilinx.com/support/documentation/boards_and_kits/ug526.pdf

- SP605 Reference Design User Guide

- http://www.xilinx.com/support/documentation/boards_and_kits/ug527.pdf