Virtex-6 FPGA: Built-In Synchronous FIFO Reset and Input Logic Reset (XCN11015)

Document ID

XCN11015

Release Date

2011-04-18

Revision

1.0 English