

Overview

The purpose of this notification is to communicate the addition of new shipping trays for the Xilinx VOG48 TSOP packages.

Description

Xilinx is adding new qualified shipping trays produced by Daewon for the VOG48 packages.


The new Daewon tray matrices are designed to be compatible with the current PCT Technology shipping trays, and will have the same X/Y tray dimensions. The Daewon trays are non-stackable with PCT Technology trays due to a slip lock feature. Customers are recommended not to stack or mix the Daewon trays with PCT Technology trays.

Xilinx will begin using the new shipping trays starting May 1st, 2011.


Please reference [Table 1](#) and [Figure 1](#) for further details:

Table 1: Tray Information

Tray Description	Current Tray		New Tray	
	PCT Technology Tray Part Number	Xilinx Drawing	Daewon Tray Part Number	Xilinx Drawing
12X20 TSOP THIN MATRIX TRAY (96 pockets) for VO48/VOG48 pkg	TMHT-081204-02-BK	SIT0122	T1007005	SIT0141



Tray 1: TMHT-081204-02-B
Vendor: PCT Technology



Tray 2: T1007005
Vendor: Daewon

Figure 1: Tray Details

Products Affected

Standard products affected include all SCDs associated with the part numbers listed in this notice.

Table 2: Affected Devices and Packages

Device
XCF08PVOG48C
XCF16PVOG48C
XCF32PVOG48C
XQF32PVO48M

Response

No response is required. For additional information or questions, please contact Xilinx Technical Support <http://www.xilinx.com/support/techsup/tappinfo.htm>.

Important Notice: Xilinx Customer Notifications (XCNs, XDNs, and Quality Alerts) can be delivered via e-mail alerts sent by the Support website (<http://www.xilinx.com/support>). Register today and personalize your “Documentation and Design Advisory Alerts” area to include Customer Notifications. Xilinx Support provides many benefits, including the ability to receive alerts for new and updated information about specific products, as well as alerts for other publications such as data sheets, errata, application notes, etc. For information on how to sign up, refer to Answer Record 18683: <http://www.xilinx.com/support/answers/18683.htm>.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
04/25/11	1.0	Initial release.

Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.