

## Overview

The purpose of this notification is to advise customers of an additional requirement for the Zynq-7000 All Programmable SoC during the processor system (PS) power-off sequence to ensure PS eFUSE integrity.

## Description

The Zynq-7000 AP SoC requires the PS\_POR\_B input to be asserted to GND during the PS power-on sequence until  $V_{CCPINT}$ ,  $V_{CCPAUX}$  and  $V_{CCO\_MIO0}$  have reached minimum operating levels.

In addition, the Zynq-7000 AP SoC requires at least one of the four following *conditions* during the PS power-off sequence before  $V_{CCPINT}$  reaches 0.80V:

- the PS\_POR\_B input is asserted to GND, or
- the reference clock to the PS\_CLK input is disabled, or
- $V_{CCPAUX}$  is lower than 0.70V, or
- $V_{CCO\_MIO0}$  is lower than 0.90V.

The above *condition(s)* must be held through the PS power-off sequence until  $V_{CCPINT}$  reaches 0.40V to ensure PS eFUSE integrity.

If a design does not meet these PS power-on and power-off requirements, then the PS eFUSE integrity can be affected and the resulting symptoms can include the following:

- Failure to boot due to unintended enable of RSA authentication or incorrect RSA PPK hash value,
- Longer than expected boot times due to unintended enable of OCM ROM 128KB CRC check,
- Error during PS eFUSE programming due to unintended write-protect setting or blank check error.

For additional information, see the Recommendations section and Additional Documentation section.

## Products Affected

This change affects all Zynq-7000 AP SoCs including Commercial/Industrial (XC), Automotive (XA), Defense-grade (XQ), and all associated specification control document (SCD) devices.

## Traceability

[Figure 1](#) shows an example device top mark for the Zynq-7000 AP SoCs which includes the “ZYNQ” family label and a device type that begins with “XC7Z”, “XA7Z”, or “XQ7Z”.




Figure 1: Example Device Top Mark

## Recommendations

Xilinx recommends reviewing board designs for the Zynq-7000 AP SoC. All new designs must meet the PS power-on and power-off power supply sequencing requirements that are specified in the data sheets to ensure PS eFUSE integrity. Existing designs should be reviewed against the solutions described in [Answer Record 65240](#). Links to the data sheets and Answer Record 65240 are available in the Additional Documentation section, below.

## Response

No response is required. For additional information or questions, please contact [Xilinx Technical Support](#).

**Important Notice:** Xilinx Customer Notifications (XCNs, XDNs, and Quality Alerts) can be delivered via e-mail alerts sent by the Support website (<http://www.xilinx.com/support>). Register today and personalize your “Documentation and Design Advisory Alerts” area to include Customer Notifications via the [Sign-up for Alerts](#) link on the Support website.

## Additional Documentation

*Zynq-7000 All Programmable SoC (Z-7010, Z-7015, and Z-7020): DC and AC Switching Characteristics Data Sheet (DS187), v1.16 or later:*

[http://www.xilinx.com/support/documentation/data\\_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf)

*Zynq-7000 All Programmable SoC (Z-7030, Z-7035, Z-7045, and Z-7100): DC and AC Switching Characteristics Data Sheet (DS191), v1.16 or later:*

[http://www.xilinx.com/support/documentation/data\\_sheets/ds191-XC7Z030-XC7Z045-data-sheet.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds191-XC7Z030-XC7Z045-data-sheet.pdf)

Answer Record 65240: <http://www.xilinx.com/support/answers/65240.htm>

## Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
09/28/2015	1.0	Initial release.

## Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.

Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>.