Summary

The Xilinx® Alveo™ U50 Data Center accelerator card, shown in the following figure, is a single slot, low profile form factor passively-cooled card operating up to a 75W maximum power limit. It supports PCI Express® (PCIe®) Gen3 x16 or dual Gen4 x8, is equipped with 8 GB of high-bandwidth memory (HBM2), and Ethernet networking capability. The Alveo U50 is designed to accelerate memory-bound, compute intensive applications in financial computing, machine learning, computational storage, and data search and analytics.

The initial U50DD ES3 card has two SFP-DD (small form factor pluggable-double density) connectors each capable of 2x25G performance.

Figure 1: Alveo U50DD ES3 Data Center Accelerator Card
The subsequent U50 production version, qualified for deployment, will have a single QSFP28 connector capable of 4x25G.

*Figure 2: Alveo U50 Production Data Center Accelerator Card*

The card can be used with the Xilinx® SDAccel™ software and deployment shell that simplifies the design process and allows for high level languages such as C, C++ and OpenCL™ to be used. A deployment shell enables the card to be configured from onboard flash memory and upgraded through PCI Express. For experienced programmable logic developers, the card can be used with the Vivado® Design Suite where the full resources of the programmable logic device are made available for development. See the *Alveo U50 Data Center Accelerator Card User Guide* (UG1371) for more information.

### Alveo Product Details

*Table 1: Alveo U50 Accelerator Card Product Details*

<table>
<thead>
<tr>
<th>Specification</th>
<th>U50DD ES3¹</th>
<th>U50 Production</th>
</tr>
</thead>
<tbody>
<tr>
<td>Product SKU</td>
<td>A-U50DD-P00G-ES3-G</td>
<td>A-U50-P00G-PQ-G</td>
</tr>
<tr>
<td>Total electrical card load</td>
<td>75W</td>
<td>75W</td>
</tr>
<tr>
<td>Thermal cooling solution</td>
<td>Passive</td>
<td>Passive</td>
</tr>
<tr>
<td>Weight</td>
<td>278g – 287g</td>
<td>300g – 325g</td>
</tr>
<tr>
<td>Form factor</td>
<td>Half height, half width</td>
<td>Half height, half width</td>
</tr>
<tr>
<td>Network interface</td>
<td>2x SFP-DD</td>
<td>1x QSFP28</td>
</tr>
<tr>
<td>PCIe interface²,³</td>
<td>Gen3 x16, Gen4 x8, CCIX</td>
<td>Gen3 x16, Gen4 x8, CCIX</td>
</tr>
<tr>
<td>HBM2 total capacity</td>
<td>8 GB</td>
<td>8 GB</td>
</tr>
<tr>
<td>Look-up tables (LUTs)</td>
<td>872K</td>
<td>872K</td>
</tr>
<tr>
<td>Registers</td>
<td>1,743K</td>
<td>1,743K</td>
</tr>
<tr>
<td>DSP slices</td>
<td>5,952</td>
<td>5,952</td>
</tr>
</tbody>
</table>
Table 1: Alveo U50 Accelerator Card Product Details (cont’d)

<table>
<thead>
<tr>
<th>Specification</th>
<th>U50DD ES3</th>
<th>U50 Production</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max. Dist. RAM</td>
<td>24.6 Mb</td>
<td>24.6 Mb</td>
</tr>
<tr>
<td>36 Kb block RAM</td>
<td>1344 (47.3 Mb)</td>
<td>1344 (47.3 Mb)</td>
</tr>
<tr>
<td>288 Kb UltraRAM</td>
<td>640 (180.0 Mb)</td>
<td>640 (180.0 Mb)</td>
</tr>
<tr>
<td>GTY transceivers</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>Qualified for deployment</td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>

Notes:
1. Alveo™ U50DD cards with the SFP-DD interface (A-U50DD-P00G-ES3-G) are not recommended for production. Alveo U50 cards with QSFP28 (A-U50-P00G-PQ-G) will be qualified for production.
2. The PCIe interface can be configured to support a variety of link widths and speeds. The maximum is Gen3 (8 GT/s) x16, Gen4 (16 GT/s) x8 or CCIX operating at 16 GT/s x8. The PCIe interface can also be configured into dual x8 interfaces and connected to hosts that support PCIe bifurcation.
3. This block operates in compatibility mode for 16.0 GT/s (Gen4) operation. Refer to UltraScale+ Devices Integrated Block for PCI Express LogiCORE IP Product Guide (PG213) for details on compatibility mode.
The following figure shows the components within an Alveo U50DD ES3 accelerator card.

**Figure 3: U50DD ES3 Block Diagram**

![U50DD ES3 Block Diagram](image)

The following figure shows the components within an Alveo U50 production accelerator card.

**Figure 4: U50 Production Block Diagram**

![U50 Production Block Diagram](image)
Card Specifications

Dimensions

The U50DD ES3 and U50 production cards are compliant with the PCIe CEM rev.3.0 Specification as single slot, half height, half width cards.

Table 2: Card Dimensions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Dimension</th>
</tr>
</thead>
<tbody>
<tr>
<td>Height</td>
<td>2.54 inch (64.40 mm)</td>
</tr>
<tr>
<td>PCB thickness (+/- 0.1 3 mm (0.005 inch))</td>
<td>0.62 inch (1.57 mm)</td>
</tr>
<tr>
<td>Primary side width</td>
<td>0.570 inch (14.47 mm)</td>
</tr>
<tr>
<td>Secondary side width</td>
<td>0.105 inch (2.67 mm)</td>
</tr>
<tr>
<td>Length</td>
<td>6.60 inch (167.65 mm)</td>
</tr>
</tbody>
</table>

PCIe Connector/Data Rates

The Alveo U50 accelerator card uses an UltraScale+™ FPGA containing a PCIE4C block. The PCIE4C block is compliant to the PCI Express Base Specification v3.1 supporting up to 8.0 GT/s (Gen3 x16) and compatible with PCI Express Base Specification v4.0 supporting up to 16.0 GT/s (Gen4 x8). The PCIE4C block is also compliant with CCIX Base Specification Revision 1.0 v0.9, supporting speeds up to 16.0 GT/s.

Table 3: PCI Express Data Transfer Rate Performance

<table>
<thead>
<tr>
<th>PCI Express Generation</th>
<th>Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gen 1</td>
<td>2.5 GigaTransfers per second (GT/s)</td>
</tr>
<tr>
<td>Gen 2</td>
<td>5.0 GT/s</td>
</tr>
<tr>
<td>Gen 3</td>
<td>8.0 GT/s</td>
</tr>
<tr>
<td>Gen 4 ¹</td>
<td>16.0 GT/s</td>
</tr>
</tbody>
</table>

Notes:
1. The Gen4 (16.0 GT/s) line rate is currently not supported in the deployment shell. Xilinx IP that supports PCIe operating at the Gen4 rate is available in Vivado. For a list of limitations when operating at the Gen4 rate, see UltraScale+ Devices Integrated Block for PCI Express LogiCORE IP Product Guide (PG213).

Network Interfaces

The Alveo U50DD ES3 accelerator cards host two SFP-DD plugable connectors. Each connector can support 2x25G or 2x10G speeds using optical modules or cables. A 161.1328125 MHz clock is provided to the SFP-DD or QSFP28 interface such that different Ethernet IPs can be enabled. Each connector is housed within a single SFP-DD cage assembly located at the I/O bracket.

Multiple I/O brackets are shipped with the U50 card and the correct bracket can be attached to the card to match the panel interface size of the server slot.
Satellite Controller

A TI MSP432 satellite controller resides on the U50 to control and monitor voltages, currents and temperatures. When used in conjunction the Xilinx provided deployment shell, you can easily monitor for any abnormal operating conditions and react accordingly. If you are not using the deployment shell, Xilinx provides a Card Management Solution IP allowing you to quickly develop and interact with the satellite controller from the FPGA. See the Card Management Solution Subsystem Product Guide (PG348) for more information.

Maintenance Port

The maintenance port is a 30-pin connector that allows access to a number of different features and signals including JTAG, UARTs, PMBus, resets and more. Xilinx has developed a Debug and Maintenance Board (DMB) that attaches to the Maintenance Port allowing easy access to the ports and these features. (See the Alveo Programming Cable User Guide (UG1377) for more information.)

Validated Servers

The following is a preliminary list of servers and desktops intended to be validated to enable developers to use the U50.

Table 4: List of Servers

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Model/Platform</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dell EMC</td>
<td>PowerEdge R640</td>
</tr>
<tr>
<td>Dell EMC</td>
<td>PowerEdge R740</td>
</tr>
<tr>
<td>HPE</td>
<td>ProLiant DL380 G10</td>
</tr>
<tr>
<td>SuperMicro</td>
<td>SYS-7049GP-TRT Workstation</td>
</tr>
</tbody>
</table>

Operating System Compatibility

The following operating systems are supported:

- CentOS 7.4/7.5/7.6
- RHEL 7.4/7.5
- Ubuntu 16.04
- Ubuntu 18.04

See the Alveo U50 Data Center Accelerator Card Installation Guide (UG1370) for more information.
FPGA Resource Information

The Xilinx Alveo U50 accelerator card is a custom-built UltraScale+ FPGA that runs optimally (and exclusively) on Alveo architecture. The Alveo U50 card features the XCU50 FPGA, which uses Xilinx stacked silicon interconnect (SSI) technology to deliver breakthrough FPGA capacity, bandwidth, and power efficiency. This technology allows for increased density by combining multiple super logic regions (SLRs). The XCU50 comprises two SLRs with the bottom SLR (SLR0) integrating an HBM controller to interface with the adjacent 8 GB HBM2 memory.

The following figure shows the two SLR regions along with the connections for PCIe and SFP-DD. The HBM is co-located on the XCU50 device and connects directly to SLR0.

For customers using the SDAccel flow, a shell is created that manages the PCIe interface, data transfers, and card status information. It also remotely loads kernels and performs a number of other functions. This shell is part of the static region (an area of the FPGA that is not reconfigurable). This shell consumes resources from the available resources listed in Table 1. The specific amount of resources depends on which shell, and even which version of a shell is used. This information is available in the Alveo U50 Data Center Accelerator Card User Guide (UG1371).

For developing applications, refer to the SDAccel Environment User Guide (UG1023).

Thermal Specification

Ambient Conditions

The ambient conditions are detailed in the following sections.
### Operating and Storage Temperature Conditions

*Table 5: Operating and Storage Temperatures and Humidity Conditions*

<table>
<thead>
<tr>
<th>Specification</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating temperature</td>
<td>0°C to 55°C</td>
</tr>
<tr>
<td>Storage temperature</td>
<td>−40°C to 75°C</td>
</tr>
<tr>
<td>Operating humidity, non-condensing</td>
<td>8% to 90%</td>
</tr>
<tr>
<td>Storage humidity, non-condensing</td>
<td>5% to 95%</td>
</tr>
</tbody>
</table>

### Airflow Direction Support

Forced airflow is required when the card is powered at all times. The Alveo U50 cards support front-to-back airflow. The following figure illustrates this supported airflow.

*Figure 6: Airflow Direction for Passively Cooled Cards*

### Operating Conditions

**Inlet Temperature versus Airflow Requirement in Server**

The following table states the required airflow rate and airflow speed to the U50 card under different operating conditions.

*Table 6: Initial Specification for the U50 Card at Sea Level*

<table>
<thead>
<tr>
<th>Local PCIe Inlet</th>
<th>Optical Case Card (50W and 85°C SFP)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature (°C)</td>
<td>Inlet Speed LFM</td>
</tr>
<tr>
<td>5</td>
<td>160</td>
</tr>
<tr>
<td>10</td>
<td>170</td>
</tr>
<tr>
<td>15</td>
<td>180</td>
</tr>
<tr>
<td>20</td>
<td>235</td>
</tr>
<tr>
<td>25</td>
<td>260</td>
</tr>
</tbody>
</table>
Table 6: Initial Specification for the U50 Card at Sea Level (cont’d)

<table>
<thead>
<tr>
<th>Temperature (°C)</th>
<th>Inlet Speed LFM</th>
<th>Pressure Head (Inch of Water)</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>290</td>
<td>0.146</td>
</tr>
<tr>
<td>35</td>
<td>330</td>
<td>0.174</td>
</tr>
<tr>
<td>40</td>
<td>375</td>
<td>0.211</td>
</tr>
<tr>
<td>45</td>
<td>435</td>
<td>0.261</td>
</tr>
<tr>
<td>50</td>
<td>410</td>
<td>0.332</td>
</tr>
<tr>
<td>55</td>
<td>600</td>
<td>0.432</td>
</tr>
</tbody>
</table>

Notes:
1. Anticipated draft specification for the final product under the specified conditions.
2. Disclaimer: For any ES, this card should be used at an inlet ambient of 30°C and inlet flow of 600 LFM for thermal load of 50W/card.

Temperature Gradient

The Alveo accelerator card and its thermal management device should be able to operate at a temperature/time gradient of 15°C/hour in its ambient surroundings. The thermal management device is the heat sink, shroud, backplate, top plate, and fan (for active solutions).

Humidity

The Alveo accelerator card and its thermal management device should be able to operate in a RH (relative humidity) range of 8% to 85% and a dew point of –12°C DP without condensation.

Storage and Non-Operating Conditions

The Alveo accelerator card and its thermal management device should be stored or maintained in non-operating conditions in a RH range of 5% to 90% without condensation and an ambient temperature range of –40°C to 75°C.

Regulatory Compliance Statements

Note: The following sections contain information in languages other than English. This is required for regulatory compliance.

FCC Class A Products

Note: These devices are for use with UL Listed Servers or I.T.E.

Safety Compliance

The following safety standards apply to all products listed above.

EMC Compliance

The following standards apply.

Class A Products

- FCC Part 15 – Radiated & Conducted Emissions (USA)
- CAN ICES-3(A)/NMB-3(A) – Radiated & Conducted Emissions (Canada)
- CISPR 32 – Radiated & Conducted Emissions (International)
- EN55032: 2015 – Radiated & Conducted Emissions (European Union)
- EMC Directive 2014/30/EC
- VCCI (Class A)– Radiated & Conducted Emissions (Japan)
- CNS13438 – Radiated & Conducted Emissions (Taiwan)
- CNS 15663 - RoHS (Taiwan)
- AS/NZS CISPR 32 – Radiated and Conducted Emissions (Australia/New Zealand)
- Article 58-2 of Radio Waves Act, Clause 3 (Korea)

Regulatory Compliance Markings

When required, these products are provided with the following Product Certification Markings:

- UL Listed Accessories Mark for the USA and Canada
- CE mark
- FCC markings
- VCCI marking
- Australian C-Tick mark
- Korea MSIP mark
- Taiwan BSMI mark

FCC Class A User Information

The Class A products listed above comply with Part 15 of the FCC Rules. Operation is subject to the following two conditions:
1. This device may not cause harmful interference.
2. This device must accept any interference received, including interference that may cause undesired operation.

**IMPORTANT!** This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference, in which case the user will be required to correct the interference at his or her own expense.


**CAUTION!** If the device is changed or modified without permission from Xilinx, the user may void his or her authority to operate the equipment.

**ATTENTION!** Si l'appareil est modifié sans l'autorisation de Xilinx, l'utilisateur peut annuler son abilité à utiliser l'équipement.

**VORSICHT!** Wenn das Gerät ohne Erlaubnis von Xilinx geändert wird, kann der Benutzer seine Berechtigung zum Betrieb des Geräts verlieren.

### Canadian Compliance (Industry Canada)

CAN ICES-3(A)/NMB-3(A)

### China RoHS Compliance

SJ/T 11363-2006, 11364-2006, and GB/T 26572-2011

### VCCI Class A Statement

この装置は、クラスA情報技術装置です。この装置を家庭環境で使用すると電波妨害を引き起こすことがあります。この場合には使用者が適切な対策を講ずるよう要求されることがあります。VCCI-A
KCC Notice Class A (Republic of Korea Only)

A급 기기
(업무용 방송통신기기)

CLASS A device
(commercial broadcasting and communication equipment)

This device has been approved by EMC registration. Distributors or users pay attention to this point. This device is usually aimed to be used in other area except at home.

BSMI Class A Notice (Taiwan)

警告使用者:
此為甲類資訊技術設備，於居住環境中使用時，可能會造成射頻擾動。在此種情況下，使用者會被要求採取某些適當的對策。

EU WEEE Logo

Manufacturer Declaration European Community

Manufacturer Declaration

Xilinx declares that the equipment described in this document is in conformance with the requirements of the European Council Directive listed below:

- Low Voltage Directive 2014/35/EU
- EMC Directive 2014/30/EU
- RoHS Directive 2011/65/EU, 2015/863

These products follow the provisions of the European Directive 2014/53/EU.
This declaration is based upon compliance of the Class A products listed above to the following standards:

- EN 55032 (CISPR 32 Class A) RF Emissions Control.
- EN 50581:2012 - Technical documentation for the assessment of electrical and electronic products with respect to the restriction of hazardous substances.

**CAUTION!** In a domestic environment, Class A products may cause radio interference, in which case the user may be required to take adequate measures.

**ATTENTION!** Dans un environnement domestique, les produits de Classe A peuvent causer des interférences radio, auquel cas l’utilisateur peut être tenu de prendre des mesures adéquates.

**VORSICHT!** In einer häuslichen Umgebung können Produkte der Klasse A Funkstörungen verursachen. In diesem Fall muss der Benutzer möglicherweise geeignete Maßnahmen ergreifen.

**Responsible Party**

Xilinx, Inc.
2100 Logic Drive, San Jose, CA 95124
United States of America
Phone: (408) 559-7778

**References**

The following document provides additional information:

DS965 (v1.0.1) September 17, 2019
Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Section</th>
<th>Revision Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>09/17/2019 Version 1.0.1</td>
<td>General updates. Editorial updates only. No technical content updates.</td>
</tr>
<tr>
<td>08/02/2019 Version 1.0</td>
<td>Initial release. N/A</td>
</tr>
</tbody>
</table>

Please Read: Important Legal Notices

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.
AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright 2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.