

Introduction

Thank you for participating in the Virtex®-7 FPGAs Engineering Sample Program. As part of this program, we are pleased to provide to you engineering samples of the devices listed in [Table 1](#). Although Xilinx has made every effort to ensure the highest possible quality, these devices are subject to the limitations described in the following errata.

Devices

These errata apply to the devices shown in [Table 1](#).

Table 1: Devices Affected by These Errata

Product Family	Device	JTAG ID (Revision Code)	Packages	Speed Grades
Virtex-7	XC7VX1140T CES	1	All	-1, -2

Hardware Errata Details

This section provides a detailed description of each hardware issue known at the release time of this document.

Configuration

Configuration Readback

Configuration readback is not supported if the Gen3 Integrated Block for PCI Express® is used, unless the associated Dynamic Reconfiguration Port (DRP) is also used. The DRP is used when it is enabled within the PCIe IP. Refer to [Answer Record 47449](#) for more information on enabling the DRP. The DRP is enabled by default in versions of the PCIe IP that support the devices in [Table 1](#). For more information on PCIe IP support for ES devices, see [Answer Record 54902](#).

GTH Transceivers

TX Interface Widths for 64B/66B or 64B/67B with GEARBOX_MODE[2] = 1'b1

When 64B/66B or 64B/67B Encoding with GEARBOX_MODE[2] = 1'b1 (CAUI Interface mode) is used, the 4-byte FPGA TX interface with 4-byte internal data width (TX_DATA_WIDTH = 32 and TX_INT_DATAWIDTH = 1) must be used. The 8-byte FPGA TX interface with 4-byte internal data width (TX_DATA_WIDTH = 64 and TX_INT_DATAWIDTH = 1) is not supported.

When 64B/66B or 64B/67B Encoding with GEARBOX_MODE[2] = 1'b1 (CAUI Interface mode) is used with 4-byte internal data width (RX_DATA_WIDTH = 64/32 and RX_INT_DATAWIDTH = 1), both the 8-byte and 4-byte FPGA RX interfaces are supported.

GTH Transceiver Power-On/Power-Off

While $V_{MGTAVCC}$ is powered within its recommended operating range and $V_{MGTAVTT}$ is below 0.7V, an additional 70 mA per transceiver is drawn from $V_{MGTAVCC}$.

Depending on the number of transceivers used, this extra current can be greater than the consumption reported in XPE.

Refer to [Answer Record 47443](#) for more information.

GTH Transceiver Eye Scan

To use the GTH receiver eye scan, RX_DATA_WIDTH must be set to 16, 32, or 64.

PCIe

Virtual Channel Capability

The Virtual Channel Capability is always enabled in Configuration Space when the Secondary PCI Express® Capability is enabled.

Virtual Channel TC/VC Map

The Virtual Channel Resource Control register TC/VC Map is incorrectly reset to 8'h01 instead of the PCIe Base Specification 3.0 value of 8'hFF.

Loopback Exit

Reset of the LTSSM state machine is required to exit Loopback.Active state in loopback slave mode at Gen3 link speed.

Power Budgeting Capability

The Power Budgeting Capability is not supported.

Resizable BAR

The optional PCIe Resizable BAR (RBAR) capability is not supported through configuration. The RBAR feature can be initiated after the FPGA has been configured.

End-to-End CRC

When End-to-End CRC (ECRC) is used with multiple functions (PF0 and PF1 enabled), then ECRC must be enabled for either both functions or neither. It cannot be enabled independently on a per function basis. If only PF0 is used, then ECRC can be enabled or disabled as required.

TLP Processing Hints

The TLP Processing Hints (TPH) Completer is not supported.

D1 Power State

The D1 lower power device state is not supported.

Root Port

Root Port mode is not supported.

AER Header Log Overflow

For the Virtual Function Configuration Space, the optional AER Correctable Error Status register Header Log Overflow Status bit is not supported.

Function Level Reset

Function Level Reset (FLR) of SR-IOV Physical Functions is not supported. The ARI Capable Hierarchy bit in the Physical Function SR-IOV Control register is reset by a Function Level Reset of the Physical Function.

Requester reQuest (RQ) Sequence Number

The output ports pcie_rq_seq_num[3:0], pcie_rq_seq_num_vld in the Requester reQuest (RQ) interface and seq_num[3:0] inputs within the s_axis_rq_tuser bus are not supported. As a result, the optional method for transmit transaction ordering control is not supported.

Power

Static Power

All power supplies can exhibit up to 25% higher static current compared to the static current reported in XPE.

Design Tool Requirements

The devices listed in Table 1, unless otherwise specified, require the following Xilinx Design Tools:

- Speed specification v1.07 of Xilinx® Vivado® Design Suite 2012.4 available at <http://www.xilinx.com/support/download/>.
- For GTH transceiver attribute updates, refer to [Answer Record 51625](#).
- See Virtex-7 FPGA [Answer Record 52073](#) for the most current known issues and work-arounds for Xilinx Design Tools.

Traceability

Figure 1 shows an example device top mark for the devices listed in Table 1.




Figure 1: Example Device Top Mark

Additional Questions or Clarifications

For additional questions regarding these errata, contact Xilinx Technical Support:

<http://www.xilinx.com/support/clearexpress/websupport.htm> or your Xilinx Sales Representative:

<http://www.xilinx.com/company/contact/index.htm>.

Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
12/05/12	1.0	Initial Xilinx release.
04/28/14	1.1	Added Configuration Readback . Updated Design Tool Requirements .

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>.

Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.

Engineering Sample Disclaimer

ENGINEERING SAMPLE (ES) DEVICES ARE MADE AVAILABLE SOLELY FOR PURPOSES OF RESEARCH, DEVELOPMENT AND PROTOTYPING. ALL ES DEVICES ARE SOLD "AS-IS" WITH NO WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED. XILINX DOES NOT WARRANT THAT ES DEVICES ARE FULLY VERIFIED, TESTED, OR WILL OPERATE IN ACCORDANCE WITH DATA SHEET SPECIFICATIONS. XILINX DISCLAIMS ANY OBLIGATIONS FOR TECHNICAL SUPPORT AND BUG FIXES. XILINX SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION DIRECT, INDIRECT, INCIDENTAL, SPECIAL, RELIANCE, OR CONSEQUENTIAL DAMAGES ARISING FROM OR IN CONNECTION WITH THE USE OF ES DEVICES IN ANY MANNER WHATSOEVER, EVEN IF XILINX HAS BEEN ADVISED OF THE POSSIBILITY THEREOF. XILINX MAKES NO REPRESENTATION THAT ES DEVICES PROVIDE ANY PARTICULAR FUNCTIONALITY, OR THAT ES DEVICES WILL MEET THE REQUIREMENTS OF A PARTICULAR USER APPLICATION. XILINX DOES NOT WARRANT THAT ES DEVICES ARE ERROR-FREE, NOR DOES XILINX MAKE ANY OTHER REPRESENTATIONS OR WARRANTIES, WHETHER EXPRESS OR IMPLIED, STATUTORY OR OTHERWISE, INCLUDING, WITHOUT LIMITATION, IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. THE FOREGOING STATES THE ENTIRE LIABILITY OF XILINX WITH RESPECT TO ES DEVICES.