

## Introduction

The AXI4-Lite IP Interface (IPIF) is a part of the Xilinx family of Advanced RISC Machine (ARM<sup>®</sup>) Advanced Microcontroller Bus Architecture (AMBA<sup>®</sup>) Advanced eXtensible Interface (AXI) control interface compatible products. It provides a point-to-point bidirectional interface between a user Intellectual Property (IP) core and the AXI interconnect. This version of the AXI4-Lite IP Interface (IPIF) has been optimized for slave operation on the AXI. It does not provide support for Direct Memory Access (DMA) and IP Master Services.

## Features

- Supports 32-bit slave configuration
- Supports read and write data transfers of 32-bit width
- Supports multiple address ranges
- Read has the higher priority over write.
- Reads to the holes in the address space returns 0x00000000.
- Writes to the holes in the address space after the register map are ignored and responded with an OKAY response.
- Both AXI and IP Interconnect (IPIC) are little endian.

LogiCORE IP Facts Table				
<b>Core Specifics</b>				
Supported Device Family <sup>(1)</sup>	Zynq™-7000, Virtex <sup>®</sup> -7 <sup>(5)</sup> , Kintex™-7 <sup>(5)</sup> , Artix™-7 <sup>(5)</sup> , Virtex <sup>®</sup> -6 <sup>(3)</sup> , Spartan <sup>®</sup> -6 <sup>(4)</sup>			
Supported User Interfaces	AXI4-Lite			
	Resources			Frequency
Configuration	<b>Slices</b>	FFs	LUTs	Max Freq
	See <a href="#">Table 5</a> , <a href="#">Table 6</a> , <a href="#">Table 7</a> , and <a href="#">Table 8</a> .			
<b>Provided with Core</b>				
Documentation	Product Specification			
Design Files	VHSIC Hardware Description Language (VHDL)			
Example Design	Not Provided			
Test Bench	Not Provided			
Constraints File	None			
Simulation Model	None			
Supported S/W Driver	NA			
<b>Tested Design Tools <sup>(2)</sup></b>				
Design Entry Tools	Xilinx Platform Studio (XPS)			
Simulation	Mentor Graphics ModelSim			
Synthesis Tools	Xilinx Synthesis Technology (XST)			
<b>Support</b>				
Provided by Xilinx, Inc.				

### Notes:


1. For a complete listing of supported devices, see the [release notes](#) for this core.
2. For a listing of the supported tool versions, see the [ISE Design Suite 13: Release Note Guide](#).
3. For more information, see the DS150 *Virtex-6 Family Overview Product Specification*.
4. For more information, see DS160 *Spartan-6 Family Overview Product Specification*.
5. For more information, see DS180 *7 Series FPGAs Overview Product Specification*.

## Functional Description

The AXI4-Lite IPIF is designed to provide you with a quick way to implement a light-weight interface between the ARM AXI and a user IP core. This slave service allows you to configure for multiple user IPs to be interfaced to the AXI providing address decoding over various address ranges. Figure 1 shows a block diagram of the AXI4-Lite IPIF. The port references and groupings are detailed in Table 1.

The base element of the design is the Slave Attachment. This block provides the basic functionality for slave operation. It implements the protocol and timing translation between the AXI and the IPIC.

The Address Decoder module generates the necessary chip select and read/write chip enable signals based upon the user requirement. The timeout counter is added in the design if the C\_DPHASE\_TIMEOUT parameter is non-zero. If C\_DPHASE\_TIMEOUT = 0, you must make sure that the core generates the acknowledge signals for all the transactions.



DS765\_01

Figure 1: AXI4-Lite IPIF Block Diagram

## I/O Signals

The AXI4-Lite IPIF signals are listed and described in [Table 1](#).

Table 1: IO Signal Description

Port	Signal Name	Interface	I/O	Initial State	Description
<b>AXI Global System Signals <sup>(1)</sup></b>					
P1	S_AXI_ACLK	AXI	I	-	AXI Clock
P2	S_AXI_ARESETN	AXI	I	-	AXI Reset, active-Low
<b>AXI Write Address Channel Signals <sup>(1)</sup></b>					
P3	S_AXI_AWADDR[C_S_AXI_ADDR_WIDTH-1:0]	AXI	I	-	AXI Write address. The write address bus gives the address of the write transaction.
P4	S_AXI_AWVALID	AXI	I	-	Write address valid. This signal indicates that valid write address and control information are available.
P5	S_AXI_AWREADY	AXI	O	0	Write address ready. This signal indicates that the slave is ready to accept an address and associated control signals.
<b>AXI Write Data Channel Signals <sup>(1)</sup></b>					
P6	S_AXI_WDATA[C_S_AXI_DATA_WIDTH - 1:0]	AXI	I	-	Write data
P7	S_AXI_WSTB[C_S_AXI_DATA_WIDTH/8-1:0]	AXI	I	-	Write strobes. This signal indicates which byte lanes to update in memory.
P8	S_AXI_WVALID	AXI	I	-	Write valid. This signal indicates that valid write data and strobes are available.
P9	S_AXI_WREADY	AXI	O	0	Write ready. This signal indicates that the slave can accept the write data.
<b>AXI Write Response Channel Signals <sup>(1)</sup></b>					
P10	S_AXI_BRESP[1:0] <sup>(4)</sup>	AXI	O	0	Write response. This signal indicates the status of the write transaction. "00" - OKAY "10" - SLVERR
P11	S_AXI_BVALID	AXI	O	0	Write response valid. This signal indicates that a valid write response is available.
P12	S_AXI_BREADY	AXI	I	-	Response ready. This signal indicates that the master can accept the response information.
<b>AXI Read Address Channel Signals<sup>(1)</sup></b>					
P13	S_AXI_ARADDR[C_S_AXI_ADDR_WIDTH -1:0]	AXI	I	-	Read address. The read address bus gives the address of a read transaction.
P14	S_AXI_ARVALID <sup>(2)</sup>	AXI	I	-	Read address valid. This signal indicates, when high, that the read address and control information is valid and will remain stable until the address acknowledgement signal, S_AXI_ARREADY, is High.
P15	S_AXI_ARREADY	AXI	O	0	Read address ready. This signal indicates that the slave is ready to accept an address and associated control signals.

**Table 1: IO Signal Description (Cont'd)**

Port	Signal Name	Interface	I/O	Initial State	Description
<b>AXI Read Data Channel Signals <sup>(1)</sup></b>					
P16	S_AXI_RDATA[C_S_AXI_DATA_WIDTH -1:0]	AXI	O	0	Read data
P17	S_AXI_RRESP[1:0] <sup>(4)</sup>	AXI	O	0	Read response. This signal indicates the status of the read transfer.
P18	S_AXI_RVALID	AXI	O	0	Read valid. This signal indicates that the required read data is available and the read transfer can complete.
P19	S_AXI_RREADY	AXI	I	-	Read ready. This signal indicates that the master can accept the read data and response information.
<b>User IP Signals</b>					
P23	Bus2IP_Clk	User IP	O	0	Synchronization clock provided to user IP. This is the same as S_AXI_ACLK.
P24	Bus2IP_Resetn	User IP	O	0	Active-Low reset for use by the user IP.
P25	IP2Bus_Data[C_S_AXI_DATA_WIDTH -1:0]	User IP	I	-	Input Read Data bus from the user IP. Data is qualified with the assertion of IP2Bus_RdAck signal and the rising edge of the Bus2IP_Clk.
P26	IP2Bus_WrAck	User IP	I	-	Active-High Write Data qualifier. Write data on the Bus2IP_Data Bus is deemed accepted by the User IP at the rising edge of the Bus2IP_Clk and IP2Bus_WrAck asserted high by the User IP.
P27	IP2Bus_RdAck	User IP	I	-	Active-High read data qualifier. Read data on the IP2Bus_Data Bus is deemed valid at the rising edge of Bus2IP_Clk and the assertion of the IP2Bus_RdAck signal by the User IP.
P28	IP2Bus_Error	User IP	I	-	Active-High signal indicating the User IP has encountered an error with the requested operation. This signal is asserted in conjunction with IP2Bus_RdAck or the IP2Bus_WrAck.
P29	Bus2IP_Addr[C_S_AXI_ADDR_WIDTH - 1:0]	User IP	O	0	Address bus indicating the desired address of the requested read or write operation.
P30	Bus2IP_Data[C_S_AXI_DATA_WIDTH-1:0]	User IP	O	0	Write data bus to the User IP. Write data is accepted by the IP during a write operation by assertion of the IP2Bus_WrAck signal and the rising edge of the Bus2IP_Clk.
P31	Bus2IP_RNW	User IP	O	0	This signal indicates the sense of a requested operation with the User IP. High is a read; Low is a write.
P32	Bus2IP_BE[(C_S_AXI_DATA_WIDTH/8)-1] : 0]	User IP	O	0	Byte enable qualifiers for the requested read or write operation with the User IP. Bit 0 corresponds to Byte lane 0, Bit 1 to Byte lane 1, and so on.
P33	Bus2IP_CS[(C_ARD_ADDR_RANGE_ARRAY' length/2) - 1 : 0]	User IP	O	0	Active-High chip select bus. Each bit of the bus corresponds to an address pair entry in the C_ARD_ADDR_RANGE_ARRAY. Assertion of a chip select indicates a active transaction request to the chip select's target address space.

Table 1: IO Signal Description (Cont'd)

Port	Signal Name	Interface	I/O	Initial State	Description
P34	Bus2IP_RdCE [see note (3) : 0]	User IP	O	0	Active-High chip enable bus. Chip enables are assigned per the user entries in the C_ARD_NUM_CE_ARRAY. These chip enables are asserted only during active read transaction requests with the target address space and in conjunction with the corresponding sub-address within the space.
P35	Bus2IP_WrCE [see note (3) : 0]	User IP	O	0	Active-High chip enable bus. Chip enables are assigned per the user entries in the C_ARD_NUM_CE_ARRAY. These chip enables are asserted only during active write transaction requests with the target address space and in conjunction with the corresponding sub-address within the space.

**Notes:**

1. The function and timing of these signals is defined in the *AMBA AXI Protocol Version: 2.0 Specification*.
2. Read transactions have higher priority than write transactions.
3. The size of the Bus2IP\_RdCE and the Bus2IP\_WrCE buses is the sum of the integer values entered in the C\_ARD\_NUM\_CE\_ARRAY.
4. For signals such as S\_AXI\_RRESP[1:0] and S\_AXI\_BRESP[1:0], the IP core does not generate the Decode Error ('11') response. Other responses like '00' (OKAY) and '10' (SLVERR) are generated by the core based upon certain conditions.

## Design Parameters

To allow you to create an AXI4-Lite IPIF that is uniquely tailored for the system, certain features can be parameterized in the AXI4-Lite IPIF design. This allows you to have a design that only utilizes the resources required by the system and operates at the best possible performance. The AXI4-Lite IPIF design parameters are shown in [Table 2](#).

In addition to the parameters listed in this table, there are also parameters that are inferred for each AXI interface in the EDK tools. Through the design, these EDK-inferred parameters control the behavior of the AXI Interconnect. For a complete list of the interconnect settings related to the AXI interface, see *DS768 AXI Interconnect IP Data Sheet*.

Table 2: Design Parameters

Generic	Feature/Description	Parameter Name	Allowable Values	Default Values	VHDL Type
<b>System Parameters</b>					
G1	Target FPGA family	C_FAMILY	virtex6, spartan6	virtex6	string
G2	Use the Write Strobes	C_USE_WSTRB <sup>(1)</sup>	0 to 1	0	integer
G3	Data phase time out	C_DPHASE_TIMEOUT	0 to 512	8	integer
<b>AXI Parameters</b>					
G4	AXI address bus width	C_S_AXI_ADDR_WIDTH	32	32	integer
G5	AXI data bus width	C_S_AXI_DATA_WIDTH	32	32	integer
G6	Minimum address range of the IP	C_S_AXI_MIN_SIZE	Valid range <sup>(2)</sup>	4KB = '0x1000'	std_logic_vector
<b>Decoder Address Range Definition</b>					
G7	Array of Base Address / High Address Pairs for each Address Range	C_ARD_ADDR_RANGE_ARRAY <sup>(3)</sup>	See <a href="#">Parameter Detailed Descriptions</a>	User must set values.	SLV64_ARRAY_TYPE <sup>(3)</sup>
G8	Array of the desired number of chip enables for each address range	C_ARD_NUM_CE_ARRAY <sup>(3)</sup>	See <a href="#">Parameter Detailed Descriptions</a>	User must set values.	INTEGER_ARRAY_TYPE <sup>(3)</sup>

**Notes:**

1. If the C\_USE\_WSTRB = 0, the Bus2IP\_BE = "1111". Otherwise Bus2IP\_BE = S\_AXI\_WSTRB.
2. The C\_S\_AXI\_MIN\_SIZE indicates the minimum size of the address space required by the IP. The min size of the address space is IP specific and must be a power of 2.
3. This VHDL parameter type is a custom type defined in the ipif\_pkg.vhd.

## Parameter - Port Dependencies

### Allowable Parameter Combinations

Table 3: Parameter - Port Dependencies

Generic or Port	Name	Affects	Depends	Relationship Description
<b>Design Parameters</b>				
G4	C_S_AXI_ADDR_WIDTH	P3, P13	-	Defines the width of the ports
G5	C_S_AXI_DATA_WIDTH	P6, P7, P16, P25, P30, P32	-	Defines the width of the ports
G7	C_ARD_ADDR_RANGE_ARRAY	P33	-	The vector width of Bus2IP_CS is the number of elements in C_ARD_ADDR_RANGE_ARRAY/2.
G8	C_ARD_NUM_CE_ARRAY	P34, P35	-	The vector width of Bus2IP_WrCE is the number of elements in C_ARD_NUM_CE_ARRAY.
<b>I/O Signals</b>				
P3	S_AXI_AWADDR[C_S_AXI_ADDR_WIDTH-1:0]	-	G4	Port width depends on the generic C_S_AXI_ADDR_WIDTH.
P6	S_AXI_WDATA[C_S_AXI_DATA_WIDTH-1:0]	-	G5	Port width depends on the generic C_S_AXI_DATA_WIDTH.
P7	S_AXI_WSTB[C_S_AXI_DATA_WIDTH/8-1:0]	-	G5	Port width depends on the generic C_S_AXI_DATA_WIDTH.
P13	S_AXI_ARADDR[C_S_AXI_ADDR_WIDTH-1:0]	-	G4	Port width depends on the generic C_S_AXI_ADDR_WIDTH.
P16	S_AXI_RDATA[C_S_AXI_DATA_WIDTH-1:0]	-	G5	Port width depends on the generic C_S_AXI_DATA_WIDTH.
P25	IP2Bus_Data[C_S_AXI_DATA_WIDTH-1:0]	-	G5	Port width depends on the generic C_S_AXI_DATA_WIDTH.
P29	Bus2IP_Addr[C_S_AXI_ADDR_WIDTH-1:0]	-	G4	Port width depends on the generic C_S_AXI_ADDR_WIDTH.
P30	Bus2IP_Data[C_S_AXI_DATA_WIDTH-1:0]	-	G5	Port width depends on the generic C_S_AXI_DATA_WIDTH.
P32	Bus2IP_BE[(C_S_AXI_DATA_WIDTH/8)-1:0]	-	G5	Port width depends on the generic C_S_AXI_DATA_WIDTH.
P33	Bus2IP_CS	-	G7	The vector width of Bus2IP_CS is the number of elements in C_ARD_ADDR_RANGE_ARRAY/2.
P34	Bus2IP_WrCE	-	G8	The vector width of Bus2IP_WrCE is the number of elements in C_ARD_NUM_CE_ARRAY.
P35	Bus2IP_RdCE	-	G8	The vector width of Bus2IP_RdCE is the number of elements in C_ARD_NUM_CE_ARRAY.

## Parameter Detailed Descriptions

### Address Range Definition Arrays

One of the primary functions of the AXI4-Lite IPIF is to provide address decoding and Chip Enable/Chip Select control signal generation.

The AXI4-Lite IPIF employs VHDL Generics that are defined as unconstrained arrays as the method for customizing address space decoding. These parameters are called the Address Range Definition (ARD) arrays. There are two of these arrays used for address space definition in the AXI4-Lite IPIF. They can be recognized by the "C\_ARD" prefix of the Generic name. The ARD Generics are:

- C\_ARD\_ADDR\_RANGE\_ARRAY
- C\_ARD\_NUM\_CE\_ARRAY

One of the big advantages of using unconstrained arrays for address decode space description is that it allows you to specify as few or as many unique and non-contiguous AXI address spaces as the peripheral design needs. The slave attachment decoding logic is optimized to recognize and respond to only those defined address spaces during active AXI transaction requests.

Because the number of entries in the arrays can grow or shrink based on each user application, the slave attachment is designed to analyze the user entries in the arrays and then automatically add or remove resources, and interconnections based on the contents of the arrays. A special case arises when there is a single entry in an unconstrained array. See [Single Entry in Unconstrained Array Parameters](#) for hints on entering data for this case.

The ordering of a set of address space entries within the ARD arrays is not important. Each address space is processed independently from any of the other address space entries. However, when an ordering is established in any one of the arrays, that ordering of the entries must be maintained in the other ARD array. That is, the first two entries in C\_ARD\_ADDR\_RANGE\_ARRAY will be associated with the first Chip Enable (CE) Number entry in the C\_ARD\_NUM\_CE\_ARRAY.

### C\_ARD\_ADDR\_RANGE\_ARRAY

The actual address range for an address space definition is entered in this array. Each address space is by definition a contiguous block of addresses as viewed from the host microprocessor's total addressable space. Its specification requires a pair of entries in this array. The first entry of the pair is the Base Address (starting address) of the block; the second entry is the High Address (ending address) of the block. These addresses are byte-relative addresses. The array elements are defined as `std_logic_vector(0 to 63)` in the `ipif_pkg.vhd` file in Processor Common (`proc_common`) library. Currently, the biggest address bus used on the AXI is 32 bits. However, 64-bit values have been allocated for future growth in the address bus width.

```

C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE :=
  -- Base address and high address pairs.
  (
    "X0000_0000_A000_0000", -- user control reg bank base address
    "X0000_0000_A000_000F", -- user control reg bank high address
    "X0000_0000_A000_0100", -- user status reg bank base address
    "X0000_0000_A000_013F", -- user control reg bank high address
  )

```

DS765\_02

*Figure 2: Address Range Specification Example*



You must follow several rules when assigning values to the address pairs. These rules ensure that the address range is correctly decoded in the Slave Attachment. First, you must decide the required address range to be defined. The block size (in bytes) must be a power of 2 (that is 2, 4, 8, 16, 32, 64, 128, 256 and so on). Secondly, the Base Address must start on an address boundary that is a multiple of the chosen block size. For example, an address space is needed that includes 2048 bytes (0x800 hex) of the system memory space. Valid Base Address entries are 0x00000000, 0x00000800, 0xFFFFF000, 0x90001000 and so on. A value of 0x00000120 is not valid because it is not a multiple of 0x800 (2048). Thirdly, the High Address entry is equal to the assigned Base Address plus the block size minus 1. Continuing the example of a 2048 byte block size, a Base Address of 0x00000000 yields a high address of 0x000007FF; a Base Address of 0x00000800 would require a corresponding High Address value of 0x00000FFF.


In the preceding example the first address range has four registers and the high address of the first address range is 0x0000\_0000\_A000\_000F. As there are four registers only, to reduce the decode logic the high address should be as per the requirement. It should not be more than required. In this example it should not be 0x0000\_0000\_A000\_001F, as this space can accommodate 8 registers.

### C\_ARD\_NUM\_CE\_ARRAY

The slave decoding logic provides you with the ability to generate multiple chip enables within a single address space. This is primarily used to support a bank of registers that need an individual chip enable for each register. You enter the desired number of chip enables for an address space in the C\_ARD\_NUM\_CE\_ARRAY. The values entered are positive integers that are powers of 2 (1, 2, 4, 8, 16, 32, and so on). Each address space must have at least one chip enable specified. The address space range will be subdivided and sequentially assigned a chip enable based on a data width or 32 bits.

You must ensure that the address space for a group of chip enables is greater than or equal to the specified width of the memory space in bytes ( $32 / 8 = 4$ ) times the number of desired chip enables.

```
C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE =
(
  4,  -- User Control Register Ban (4 registers = 4 CEs)
  16, -- User Status Register Bank (16 Registers = 16 CEs)
);
```



In this example, the user defines the number of CE signals needed per address space.

DS765\_03

Figure 3: Chip Enable Specification Example

For example, if the user IP has only three registers in an address range, the C\_ARD\_NUM\_CE\_ARRAY should configure for four registers as 3 is not a power of 2.

### C\_S\_AXI\_ADDR\_WIDTH

This integer parameter is used by the AXI Slave to size the AXI address related components within the Slave Attachment. This value should be set to 32 bits.

### C\_S\_AXI\_DATA\_WIDTH

This integer parameter is used by the AXI slave to size AXI data bus related components within the Slave Attachment. This value should be set to 32 bits.

## C\_S\_AXI\_MIN\_SIZE

This parameter indicates the minimum size required for the slave's register map. This parameter must be a power of 2 and must be greater than or equal to the high address of the last address range. For example, if the high address of the last address range is 0x0000030F, then the C\_S\_AXI\_MIN\_SIZE should be 0x000003FF. If the high address of the last address range is 0x000003FF, then the C\_S\_AXI\_MIN\_SIZE should be same as the high address of the last address range, that is, 0x000003FF. The actual address range assigned to the IP in the system can be larger than C\_S\_AXI\_MIN\_SIZE, as that would help reduce address decode logic in the system and must also comply with the AXI 4 KB minimum range size rule.

## C\_USE\_WSTRB

If this parameter is set to 0, the byte enables passed to IPIC is always "1111". If this parameter set to 1, the byte enables from the AXI are transferred to IPIC.

## C\_DPHASE\_TIMEOUT

Read or write transactions into the holes in the address space are addressed by the Data Phase Time out. If there is no response from the IP for a particular read or write transaction, the IPIF waits for the C\_DPHASE\_TIMEOUT clocks cycles from the assertion of S\_AXI\_AWVALID/S\_AXI\_ARVALID and sends the response to AXI interconnect. If the C\_DPHASE\_TIMEOUT = 0, the counter is not implemented in the design.

## C\_FAMILY

This parameter is defined as a string. It specifies the target FPGA technology for implementation of the AXI Slave. This parameter is required for proper selection of Field Programmable Gate Array (FPGA) primitives. The configuration of these primitives can vary from one FPGA technology family to another.

## IPIC Port Detailed Descriptions

All of the IPIC signals are in little endian format in line with AXI.

### Bus2IP\_Addr

Bus2IP\_Addr is a 32-bit vector that drives valid when Bus2IP\_CS and Bus2IP\_RdCE or Bus2IP\_WrCE drives high.

### Bus2IP\_Data

Bus2IP\_Data is a vector of width C\_S\_AXI\_DATA\_WIDTH and drives valid on writes when Bus2IP\_WrCE is high.

### Bus2IP\_RNW

Bus2IP\_RNW is a signal indicating the type of transfer in progress and is valid when Bus2IP\_CS and Bus2IP\_WrCE or Bus2IP\_RdCE is asserted. A high on Bus2IP\_RNW indicates the transfer request is a read of the user IP. A low on Bus2IP\_RNW indicates the transfer request is a write to the user IP.

### Bus2IP\_BE

Bus2IP\_BE is a vector of width C\_S\_AXI\_DATA\_WIDTH/8. This vector indicates which bytes are valid on Bus2IP\_DATA. Bus2IP\_BE becomes valid coincident with Bus2IP\_CS. As all of the AXI transactions are 32-bit wide the BusIP\_BE is tied to "1111".

During the read operation, the Bus2IP\_BE signals are all '1'. Because read is always considered as 32-bit from the slave IP core, you may want to ignore this.

### Bus2IP\_CS

Bus2IP\_CS is a vector of width C\_ARD\_ADDR\_RANGE\_ARRAY length / 2. In other words, for each address pair defined in C\_ARD\_ADDR\_RANGE\_ARRAY there is one Bus2IP\_CS defined. This signal asserts at the beginning of a valid cycle on the IPIC. This signal used in conjunction with Bus2IP\_RNW is especially suited for reading and writing to memory type devices.

### Bus2IP\_RdCE

Bus2IP\_RdCE is a vector of a width that is the sum total of the values defined in C\_ARD\_NUM\_CE\_ARRAY. For each address pair defined in C\_ARD\_ADDR\_RANGE\_ARRAY, a number of CEs can be defined in C\_ARD\_NUM\_CE\_ARRAY. Bus2IP\_RdCE goes High coincident with Bus2IP\_CS for read type transfers and is especially suited for reading registers.

### Bus2IP\_WrCE

Bus2IP\_WrCE is a vector of a width that is the sum total of the values defined in C\_ARD\_NUM\_CE\_ARRAY. For each address pair defined in C\_ARD\_ADDR\_RANGE\_ARRAY, a number of CEs can be defined in C\_ARD\_NUM\_CE\_ARRAY. Bus2IP\_WrCE goes High when the write data is valid on Bus2IP\_WrCE and is especially suited for writing to registers.

### IP2Bus\_Data

IP2Bus\_Data is a vector of width C\_S\_AXI\_DATA\_WIDTH and is the read data bus. Read data should be valid when IP2Bus\_RdAck is asserted by the user IP.

### IP2Bus\_RdAck

IP2Bus\_RdAck is the read data acknowledge signal. This signal is used by the user IP to acknowledge a read cycle and causes read control signals, Bus2IP\_RdCE, Bus2IP\_CS and Bus2IP\_RNW to deassert.

### IP2Bus\_WrAck

IP2Bus\_WrAck is the write data acknowledge signal. This signal is used by the user IP to acknowledge a write cycle and causes write control signals, Bus2IP\_WrCE, and Bus2IP\_CS to deassert.

### IP2Bus\_Error

IP2Bus\_Error is used by the user IP to indicate an error has occurred. This signal is only sampled with IP2Bus\_WrAck or IP2Bus\_RdAck and is ignored all other times. This is sent to the interconnect as a slave error.

## Usage of the IPIF

Here is the usage description for the AXI4-Lite IPIF. If the C\_S\_AXI\_MIN\_SIZE = 0x1FF, the S\_AXI\_AWADDR[11:0] is used for the address decoding. The width of the Bus2IP\_CS will be 2 and the width of the BusIP\_WrCE, Bus2IP\_RdCE will be 20. Considered C\_DPHASE\_TIMEOUT = 16.

```

C_ARD_ADDR_RANGE_ARRAY : SLV64_ARRAY_TYPE :=      C_ARD_NUM_CE_ARRAY : INTEGER_ARRAY_TYPE :=
  -- Base address and high address pairs.          -- Number of registers in each address range.
  (
    "X0000_0000_000_0000", -- user control reg bank base address
    "X0000_0000_000_000F", -- user control reg bank high address
    "X0000_0000_0000_0100", -- user status reg bank base address
    "X0000_0000_0000_013F", -- user control reg bank high address
  :)
  )
  4 -- User Control Register Bank (4 registers = 4 CEs)
  16 -- User Status Register Bank (16 registers = 16 CEs)
  );
  
```

DS765\_04

Figure 4: Chip Select/ Chip Enable Example

## Case 1

If there is a write transaction for the address 0x00000000, the IPIF asserts the Bus2IP\_CS(0) and BusIP\_WrCE(19) and waits for the IP2Bus\_WrAck from the IP.

If there is a read transaction for the address 0x00000000, the IPIF asserts the Bus2IP\_CS(0) and BusIP\_RdCE(19) and waits for the IP2Bus\_RdAck from the IP.

## Case 2

If there is a write transaction for the address 0x000000F0, the IPIF does not generate the Bus2IP\_CS and BusIP\_WrCE as this address falls in between the two address ranges. The IPIF sends the OKAY response to AXI.

If there is a read transaction for the address 0x000000F0, the IPIF does not generate the Bus2IP\_CS and BusIP\_RdCE as this address falls in between the two address ranges. The IPIF sends the OKAY response to AXI.

In both of the preceding use cases, you should take care to put C\_DPHASE\_TIMEOUT  $\neq$  0. This non-zero value should be greater than the number of cycles taken for normal register access.

## Case 3

If there is a write transaction for the address 0x00000100, the IPIF asserts the Bus2IP\_CS(1) and BusIP\_WrCE(15) and waits for the IP2Bus\_WrAck from the IP.

If there is a read transaction for the address 0x00000100, the IPIF asserts the Bus2IP\_CS(1) and BusIP\_RdCE(15) and waits for the IP2Bus\_RdAck from the IP.

## Case 4

If there is a write transaction for the address 0x00000140, the IPIF does not generate the Bus2IP\_CS and BusIP\_WrCE as this address falls after the high address of the second address range. The IPIF sends the OKAY response to AXI.

If there is a read transaction for the address 0x00000140, the IPIF does not generate the Bus2IP\_CS and BusIP\_RdCE as this address falls after the high address of the second address range. The IPIF sends the OKAY response to AXI.

In both of the preceding use cases, you should take care to put C\_DPHASE\_TIMEOUT  $\neq$  0. This non-zero value should be greater than the number of cycles taken for normal register access.

## Case 5

If there is a write transaction for the address 0x00000200, the IPIF asserts the Bus2IP\_CS(0) and BusIP\_WrCE(19) and waits for the IP2Bus\_WrAck from the IP. This is because after the address 0x00000200, address wrapping happens.

If there is a read transaction for the address 0x00000200, the IPIF asserts the Bus2IP\_CS(0) and BusIP\_RdCE(19) and waits for the IP2Bus\_RdAck from the IP. This is because after the address 0x00000200 address wrapping happens.

## IPIC Transaction Timing

The following section shows timing relationships for AXI and Slave Attachment interface signals during various read and write accesses.

### Single Read Operation





Figure 5: AXI4-Lite IPIF Single Read Operation


DS765\_05

### Single Write Operation



DS765\_06

Figure 6: AXI4-Lite IPIF Single Write Operation



DS765\_07

Figure 7: Single Read Error Operation

## User Application Topics

### Understanding and Using IPIC Chip Selects and Chip Enables

Implementing Chip Select (CS) and Chip Enable (CE) signals is a common design task that is needed within microprocessor-based systems to qualify the selection of registers, ports, and memory via an address decoding function. The AXI4-Lite IPIF implements a flexible technique for providing these signals to users via the ARD parameters. As such, you must understand the relationship between the population of the ARD array parameters and the `Bus2IP_CS`, the `Bus2IP_RdCE`, and the `Bus2IP_WrCE` buses that are available to you at the IPIC interface with the Slave Attachment. An example of ARD Array population and the resulting CS and CE bus generation is shown in [Figure 8](#). The signal set to use for user IP functions is up to you and the design requirements. Unused CE and CS signals and associated generation logic are trimmed during synthesis and Place and Route (PAR) phases of FPGA development.

#### Chip Select Bus (`Bus2IP_CS(n:0)`)


A single Chip Select signal is assigned to each address space defined by you in the ARD arrays. The Chip Select is asserted (active-High) whenever a valid access (Read or Write) is requested from the valid address space and has been address acknowledged. It remains asserted until the data phase of the transfer between the Slave Attachment and the addressed target has completed. You are provided the `Bus2IP_CS` port as part of the IPIC signal set. The `Bus2IP_CS` bus has a one-to-one correlation to the number and ordering of address pairs in the `C_ARD_ADDR_RANGE_ARRAY` parameter. For example, if the `C_ARD_ADDR_RANGE_ARRAY` has 10 entries in it, the `Bus2IP_CS` bus will be sized as 0 to 4. `Bus2IP_CS(0)` corresponds to the first address space, `Bus2IP_CS(1)` to the second address space, and so on. The nature of the Chip Select bus requires the user IP to provide any additional address discrimination within the address space as well as qualification with the `Bus2IP_RNW` signal.

### Read Chip Enable Bus (Bus2IP\_RdCE(y:0))

Bus2ip\_RdCE is the chip enable bus for read transactions. Each address space defined in the ARD arrays are allowed to have one or more Chip Enables signals assigned to it. Chip Enables are used for subdividing an address space into smaller spaces that are each less than or equal to the AXI width. Generally this is useful for selecting registers and ports during read or write transactions. The Slave Attachment allows you to do this via parameters entered in the C\_ARD\_NUM\_CE\_ARRAY. For each defined address space, you enter the number of desired Chip Enable signals to be generated for each space. Current implementation requires a value of at least 1 for each space. The data width of the space, set at 32-bits determines the size of the address slice assigned to each CE signal for the address space. Bus2ip\_RdCE asserts if the request transaction is a read.

### Write Chip Enable Bus (Bus2IP\_WrCE(y:0))

The Bus2IP\_WrCE bus is the same size as the Bus2IP\_RdCE bus except that the Bus2IP\_WrCE signals are only asserted if the requested transaction is a write.



DS765\_02

Figure 8: ARD Arrays and CS/CE Relationship Example

### Available Support Functions for Automatic Separation of CE and CS Buses

You may find it convenient to use some predefined functions developed by Xilinx to automatically separate signals from the Bus2IP\_CS, Bus2IP\_WrCE, and Bus2IP\_RdCE buses. These functions facilitate bus separation regardless of the order or composition of user functions in the ARD Arrays. This is extremely useful if user parameterization adds or removes user IP functions (which changes the size and ordering of the CS and CE buses). Table 4 lists and details these functions. These functions are declared and defined in the ipif\_pkg.vhd source file that is located in the Xilinx EDK at the following path:

`\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a\hdl\vhdl\ipif_pkg.vhd.`



The subsequent library declaration must appear in the user VHDL source:

```
library proc_common_v3_00_a;
use proc_common_v3_00_a.ipif_pkg.all;
```

An example of how these functions are used is shown in [Figure 9](#).

**Table 4: Slave Attachment Support VHDL Functions.**

VHDL Function Name	Input Parameter Name	Input Parameter Type	Return Type	Description
calc_num_ce			Integer	This function is used to get the total number of signals that make up each of the Bus2IP_RdCE and the Bus2IP_WrCE buses (they are all the same size and order). The information is derived from the 'ce_num_array' parameter. Example: <pre>constant CE_BUS_SIZE : integer := calc_num_ce(C_ARD_NUM_CE_ARRAY);</pre>
	ce_num_array	INTEGER_ARRAY_TYPE		
calc_start_ce_index			Integer	This function is used to get the starting index of the CE or range of CEs to separate from the Bus2IP_RdCE and the Bus2IP_WrCE buses relating to the 'index' value of the address space entry in the ARD Arrays. The information is derived from the 'ce_num_array' parameter and an index of the address range of interest. Example: To find start ce index for the third address pair, pass 2 into the calc_start_ce_index function. <pre>constant USER0_START_CE_INDEX : integer := <b>calc_start_ce_index</b>(C_ARD_NUM_CE_ARRAY, 2);</pre>
	ce_num_array	INTEGER_ARRAY_TYPE		
	index	integer		

```

architecture USER_ARCH of user_top_level;

    -- Extract the number of CEs assigned to the second address pair
    Constant NUM_USER_01_CE : integer:= C_ARD_NUM_CE_ARRAY(1)

    -- Extract the number of CE indexes to use for the second Register CE
    Constant NUM_USER_01_CE : integer:= C_ARD_NUM_CE_ARRAY(1)

    Constant USER_01_END_CE_INDEX: integer:= USER_01_CE_INDEX + NUM_USER_01_CE - 1;

    -- Declare signals
    signal user_01_cs: std_logic;
    signal user_01_rdce : std_logic_vector(NUM_USER_01_CE-1 down to 0);
    signal user_01_wrce : std_logic_vector(NUM_USER_01_CE-1 down to 0);

begin (architecture)

    -- Now rip the buses and connect
    user_01_cs    <=Bus2IP_CS(1)
    user_01_rdce <=Bus2IP_RdCE(USER_01_END_CE_INDEX down to USER_01_START_CE_INDEX);
    user_01_wrce <=Bus2IP_WrCE(USER_01_END_CE_INDEX down to USER_01_START_CE_INDEX);

```

DS765\_09

Figure 9: Bus Separation Example

## FPGA Design Application Hints

### Single Entry in Unconstrained Array Parameters

Synthesis tools sometimes have problems with positional association of VHDL unconstrained arrays that have only one entry. To avoid this issue, you should use *named association* for the single array entry. This is shown in the following example:

`C_ARD_NUM_CE_ARRAY(16);` -- VHDL *positional association....may cause synthesis type conflict error for single entry!*

`C_ARD_NUM_CE_ARRAY(0 => 16);` -- VHDL *named association....avoids type conflict error for single entry.*

### Register Descriptions

The AXI4-Lite IPIF has no internal registers.

## Design Implementation

### Target Technology

The intended target technologies are Virtex<sup>®</sup>-7, Kintex<sup>™</sup>-7, Artix<sup>™</sup>-7, Virtex-6, and Spartan<sup>®</sup>-6 FPGAs.

## Device Utilization and Performance Benchmarks

Because the AXI4-Lite IPIF is a module that is used with other design modules in the FPGA, the utilization and timing numbers reported in this section are just estimates. As the AXI4-Lite IPIF is combined with other pieces of the FPGA design, the utilization of FPGA resources and timing will vary from the results reported here.

The resource utilization of this version of the AXI4-Lite IPIF is shown here for some example configurations. The Slave Attachment was synthesized using the Xilinx XST tool. The XST resource utilization report was then used as the source data for the table.

The AXI4-Lite IPIF benchmarks are shown in [Table 5](#) for a Virtex-7 (XC7V285TFFG784-3) FPGA.

**Table 5: AXI4-Lite IPIF FPGA Performance and Resource Utilization Benchmarks**

Parameter Values				Device Resources for Virtex-7			Performance
C_ARD_ADDR_RANGE_ARRAY Pairs	C_ARD_NUM_CE_ARRAY	C_DPHASE_TIMEOUT	C_USE_WSTRB	Slices	Flip-Flops	LUTs	f <sub>MAX</sub> <sup>(1)</sup>
2	4, 8	8	0	31	49	54	300
2	4, 8	8	1	32	49	56	307
4	4, 8, 16, 8	512	0	49	59	97	351
4	4, 8, 16, 8	512	1	47	59	99	399
4	4, 8, 16, 8	0	0	43	54	92	371
4	4, 8, 16, 8	0	1	48	58	98	225

### Notes:

1. Fmax represents the maximum frequency of the AXI4-Lite IPIF in a standalone configuration. The actual maximum frequency depends on the entire system and can be greater or less than what is recorded in this table.
2. For the utilization calculation, the parameter C\_S\_AXI\_MIN\_SIZE = X"000001FF" is used.

The AXI4-Lite IPIF benchmarks are shown in Table 6 for a Kintex-7 (XC7K410TFFG676-3) FPGA.

Table 6: AXI4-Lite IPIF FPGA Performance and Resource Utilization Benchmarks

Parameter Values				Device Resources for Kintex-7			Performance
C_ARD_ADDR_RANGE_ARRAY Pairs	C_ARD_NUM_CE_ARRAY	C_DPHASE_TIMEOUT	C_USE_WSTRB	Slices	Flip-Flops	LUTs	f <sub>MAX</sub> <sup>(1)</sup>
2	4, 8	8	0	26	49	54	317
2	4, 8	8	1	30	49	56	366
4	4, 8, 16, 8	512	0	44	59	97	236
4	4, 8, 16, 8	512	1	50	59	99	219
4	4, 8, 16, 8	0	0	42	54	92	371
4	4, 8, 16, 8	0	1	49	58	98	225

**Notes:**

1. Fmax represents the maximum frequency of the AXI4-Lite IPIF in a standalone configuration. The actual maximum frequency depends on the entire system and can be greater or less than what is recorded in this table.
2. For the utilization calculation, the parameter C\_S\_AXI\_MIN\_SIZE = X"000001FF" is used.

The AXI4-Lite IPIF benchmarks are shown in [Table 7](#) for a Artix-7 (XC7A350TFBG676-3) FPGA.

**Table 7: AXI4-Lite IPIF FPGA Performance and Resource Utilization Benchmarks**

Parameter Values				Device Resources for Artix-7			Performance
C_ARD_ADDR_RANGE_ARRAY Pairs	C_ARD_NUM_CE_ARRAY	C_DPHASE_TIMEOUT	C_USE_WSTRB	Slices	Flip-Flops	LUTs	f <sub>MAX</sub> <sup>(1)</sup>
2	4, 8	8	0	28	49	30	187
2	4, 8	8	1	32	49	32	160
4	4, 8, 16, 8	512	0	45	59	66	225
4	4, 8, 16, 8	512	1	44	59	68	151
4	4, 8, 16, 8	0	0	39	56	77	215
4	4, 8, 16, 8	0	1	45	58	67	151

**Notes:**

1. Fmax represents the maximum frequency of the AXI4-Lite IPIF in a standalone configuration. The actual maximum frequency depends on the entire system and can be greater or less than what is recorded in this table.
2. For the utilization calculation, the parameter C\_S\_AXI\_MIN\_SIZE = X"000001FF" is used.

The AXI4-Lite IPIF benchmarks are shown in [Table 8](#) for a Virtex-6 (xc6vlx195t-1-ff1156) FPGA.

**Table 8: FPGA Performance and Resource Utilization Benchmarks**

Parameter Values				Device Resources for Virtex-6			Performance
C_ARD_ADDR_RANGE_ARRAY Pairs	C_ARD_NUM_CE_ARRAY	C_DPHASE_TIMEOUT	C_USE_WSTRB	Slices	Flip-Flops	LUTs	f <sub>MAX</sub> <sup>(1)</sup>
2	4, 8	8	0	49	60	97	200
2	4, 8	8	1	46	60	99	200
4	4, 8, 16, 8	512	0	45	61	99	200
4	4, 8, 16, 8	512	1	50	61	101	200
4	4, 8, 16, 8	0	0	41	55	91	200
4	4, 8, 16, 8	0	1	44	55	93	200

**Notes:**

1. Fmax represents the maximum frequency of the AXI4-Lite IPIF in a standalone configuration. The actual maximum frequency depends on the entire system and can be greater or less than what is recorded in this table.
2. For the utilization calculation, the parameter C\_S\_AXI\_MIN\_SIZE = X"000001FF" is used.

The AXI4-Lite IPIF benchmarks are shown in [Table 9](#) for a Spartan-6 (xc6slx45-2-fgg484) FPGA.

**Table 9: AXI4-Lite IPIF FPGA Performance and Resource Utilization Benchmarks**

Parameter Values				Device Resources for Spartan-6			Performance
C_ARD_ADDR_RANGE_ARRAY Pairs	C_ARD_NUM_CE_ARRAY	C_DPHASE_TIMEOUT	C_USE_WSTRB	Slices	Flip-Flops	LUTs	f <sub>MAX</sub> <sup>(1)</sup>
2	4, 8	8	0	49	60	97	110
2	4, 8	8	1	50	60	100	110
4	4, 8, 16, 8	512	0	49	65	100	110
4	4, 8, 16, 8	512	1	51	65	102	110
4	4, 8, 16, 8	0	0	38	60	77	110
4	4, 8, 16, 8	0	1	41	60	79	110

**Notes:**

1. Fmax represents the maximum frequency of the AXI4-Lite IPIF in a standalone configuration. The actual maximum frequency depends on the entire system and can be greater or less than what is recorded in this table.
2. For the utilization calculation, the parameter C\_S\_AXI\_MIN\_SIZE = X"000001FF" is used.

## Specification Usage

The AXI4-Lite IPIF slave has the following characteristics.

- Protection Unit Support is limited, AxPROT signals are ignored.
- Low-power interface is not implemented.
- AXI data bus and address bus widths are fixed to 32 bits.
- Multiple outstanding transactions are not supported.
- If there is a simultaneous read/write on AXI, read has the higher priority over write.
- Reads to the holes in the address space return 0x00000000 and an OKAY response.
- Writes to the holes in the address space after the register map are ignored with an OKAY response.
- IPIF does not do endian conversion. Both AXI and IP Interconnect (IPIC) are little endian.

## Reference Documents

The *AMBA AXI Protocol Version: 2.0 Specification* contains important reference information for understanding the AXI4-Lite Slave Attachment design.

To search for Xilinx documentation, go to <http://www.xilinx.com/support>.

1. DS150 *Virtex-6 Family Overview Product Specification*
2. DS160 *Spartan-6 Family Overview Product Specification*
3. DS180 *7 Series FPGAs Overview*
4. DS768 *AXI Interconnect IP Data Sheet*.

## Support

Xilinx provides technical support for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

## Ordering Information

This Xilinx LogiCORE IP module is provided at no additional cost with the Xilinx Integrated Software Environment (ISE®) Design Suite Embedded Edition software under the terms of the [Xilinx End User License](#). The core is generated using the Xilinx ISE Embedded Edition software (EDK).

Information about this and other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](#) page. For information on pricing and availability of other Xilinx LogiCORE IP modules and software, contact your [local Xilinx sales representative](#).

## Revision History

Date	Version	Revision
09/21/10	1.0	Initial Xilinx release
09/21/10	1.0.1	Documentation updates only: Added inferred parameters text on page 6, updated P25 on page 7, corrected Figure 8 on page 15, updated Figure 9 on page 17.
12/14/10	1.1	Updated core version v1.01.a; updated to 12.4 design tools.
6/22/11	1.2	Updated for 13.2 release; added 7 series support.
01/18/12	1.2.1	Summary of Documentation Changes <ul style="list-style-type: none"> <li>• Removed List of Acronyms. The first occurrence of each acronym is spelled out. Example: Field Programmable Gate Array (FPGA)</li> <li>• Added information about supported software drivers in the IP Facts table.</li> <li>• Replaced "AXI Lite" with "AXI4-Lite" throughout</li> <li>• Added resource utilization numbers for Virtex-7, Kintex-7, and Artix-7 devices</li> <li>• Replaced 'C_S_AXI_IPIF_MIN_SIZE' with 'C_S_AXI_MIN_SIZE'</li> </ul>



## Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.