LogiCORE IP CAN v4.2

User Guide

UG765 July 25, 2012

XILINX®

Revision History

This table shows the revision history for the CAN User Guide.

Date	Version	Revision
9/21/10	1.0	First release of the core with AXI interface support. The previous release of this document was ug186.
6/22/11	2.0	Updated for core version 4.2 and 13.2 design tools.
7/25/12	2.0.1	Updated for 14.2 and 2012.2 design tools. Added Vivado™ tools support.

Table of Contents

XILINX®

Chapter 1

Introduction

The Xilinx LogiCORE™ IP CAN v4.2 core is a compact, full-featured targeted design platform that conforms to *ISO 11898-1*, *CAN2.0A* and *CAN2.0B* standards. Bit rates of up to 1 Mb/s are supported. The core size can be optimized using parameterized configurations for acceptance filtering and FIFO depth. The example design in this guide is provided in both Verilog and VHDL.

This chapter introduces the CAN core and provides related information, including system requirements, recommended design experience, additional resources, technical support, submitting feedback to Xilinx, and licensing and ordering information.

About the Core

The CAN core is included in the latest IP Update on the Xilinx IP Center. For detailed information about the core, see www.xilinx.com/xlnx/xebiz/designResources/ip_product_details.

Operating System Requirements

For a list of operating system requirements, For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.

Design Tools

- ISE® Design Suite 14.2
- Vivado™ Design Suite 2012.2

For the supported versions of the simulation tools, see the Xilinx Design Tools: Release Notes Guide.

Recommended Design Experience

Although the CAN core is a fully-verified targeted design platform, the challenge associated with implementing a complete CAN design varies, depending on the application requirements. For best results, previous experience with building high-performance FPGA designs using Xilinx implementation software and a user constraints file (UCF) is recommended.

Contact your local Xilinx representative for assistance in evaluating your specific requirements.

Additional Core Resources

For detailed information and updates related to the CAN core, see the following documents, located on the CAN product page:

www.xilinx.com/xlnx/xebiz/designResources/ip_product_details.

- *CAN Data Sheet*
- *CAN Release Notes*

Updates to this document are also available at the CAN product page.

Technical Support

For technical support, visit www.support.xilinx.com. Questions are routed to a team of engineers with expertise using the CAN core.

Xilinx will provide technical support for use of this product as described in this guide. Xilinx cannot guarantee timing, functionality, or support of this product for designs that do not follow these guidelines.

Feedback

Xilinx welcomes comments and suggestions about the CAN core and the documentation supplied with the core.

Core

For comments or suggestions about the CAN core, submit a WebCase from www.support.xilinx.com/. Be sure to include this information:

- Product name
- Core version number
- Explanation of your comments

Document

For comments or suggestions about this document, submit a WebCase from www.support.xilinx.com/. Be sure to include this information:

- Document title
- Document number
- Page number(s) to which your comments refer
- Explanation of your comments

Licensing and Ordering Information

The core is provided under the terms of the CAN LogiCORE IP License Agreement for Automotive or Non-Automotive applications. Click here for more information about obtaining a CAN license.

For more information, visit the CAN product web page.

Information about other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.

Chapter 2

Quick Start Example Design

This chapter provides instructions to generate a CAN core quickly, run the design through implementation with the Xilinx tools, and simulate the example design using the provided demonstration test bench. See the example design in Chapter 3, Detailed Example Design.

Overview

Figure 2-1 illustrates the CAN example design.



Figure 2-1: **Example Design**

The CAN example design consists of the following:

- CAN netlist
- HDL wrapper which instantiates the CAN netlist
- Customizeable demonstration test bench to simulate the example design

The CAN example design has been tested with Xilinx ISE® tools 14.2, Vivado™ Design Suite 2012.2, and the Mentor Graphics ModelSim v10.1a simulator.

Generating the Core

This section contains the following subsections.

CORE Generator Tool

This section describes how to generate a CAN core with default values using the Xilinx CORE Generator™ tool.

To generate the core:

1. Start the CORE Generator tool.

   For help starting and using the CORE Generator tool, see the *Xilinx CORE Generator Guide*, available from the ISE documentation web page.
2. Choose **File → New Project**.
3. Type a directory name.

   This example uses the directory name *design*.
4. Do the following to set project options:
   - Part Options
     - From Target Architecture, select the desired family. For a list of supported families, see the *CAN Data Sheet*.

     Note: If an unsupported silicon family is selected, the CAN core will not appear in the taxonomy tree.
   - Generation Options
     - For Design Entry, select either VHDL or Verilog.
5. After creating the project, locate the CAN core in the taxonomy tree under **Automotive & Industrial >Automotive > CAN**.
6. Double-click the core to display the main CAN configuration screen



Figure 2-2: **CORE Generator System Main Screen**

7. In the Component Name field, enter a name for the core instance.

   This example uses the name *quickstart*.

8. After selecting the parameters from the GUI screens, click Finish.

   The core and its supporting files, including the example design, are generated in the project directory. For detailed information about the example design files and directories see Chapter 3, Detailed Example Design.

Vivado IP Catalog

This section describes how to generate a CAN core with default values using Vivado Design Suite.

To generate the core:

1. Start the Vivado Design Suite.
2. Choose **File > New Project**.
3. Click **Next** and select project name and project location.
4. Keep default settings for the succeeding pages until "Default Part" page.
5. Select the desired part.

   Note: If an unsupported silicon family is selected, the CAN core will not appear in the taxonomy tree.

6. Click Finish to create the project.
7. After creating the project, locate the CAN core in the taxonomy tree under **Automotive & Industrial >Automotive** or **Embedded Processing > AXI Peripheral > Low Speed Peripheral > AXI CAN**.
8. Double-click the core to display the main configuration screen.



Figure 2-3: **Vivado Main Screen**

9. In the Component Name field, enter a name for the core instance.
10. After selecting the parameters from the GUI screen, click **Finish**.

Field Descriptions

Component Name

The Component Name is the base name of the output files generated for this core. The name must begin with a letter and be composed of the following characters: a to z, A to Z, 0 to 9 and "_."

Core Options

Number of Acceptance Filters

This specifies the number of acceptance filter pairs used by the CAN controller. Each acceptance filter pair consists of a Mask Register and an ID register. These registers can be configured so that a specific identifier or a range of identifiers can be received. Valid range is from 0 to 4.

TX FIFO Depth

The TX FIFO depth is measured in terms of the number of CAN messages. For example, TX FIFO with a depth of 2 can hold at most 2 CAN messages.

Valid values are 2, 4, 8, 16, 32, 64 to configure the depth of the TX FIFO.

RX FIFO Depth

The RX FIFO depth is measured in terms of the number of CAN messages. For example, RX FIFO with a depth of 2 can hold at most 2 CAN messages.

Valid values are 2, 4, 8, 16, 32, 64 to configure the depth of the RX FIFO.

Implementing the Example Design

After generating a core with either a Full-System Hardware Evaluation or Full license, the netlists and example design can be processed by the Xilinx implementation tools. The generated output files include scripts to assist you in running the Xilinx software.

To implement the CAN example design, open a command prompt or terminal window and type these commands:

For Windows:

```
ms-dos> cd <proj_dir>\quickstart\implement
ms-dos> implement.bat
```

For Linux:

```
Linux-shell% cd <proj_dir>/quickstart/implement
Linux-shell% ./implement.sh
```

These commands execute a script that synthesizes, builds, maps, and places-and-routes the example design. The script then generates a post-par simulation model for use in timing simulation. The resulting files are placed in the results directory.

For Vivado tools:

1. Right-click on generated core, select "Open IP Example Design."
   This creates a new project with the example design.
2. Click "Run Implementation" to implement the example design.

Note: Equivalent tcl commands can be found on the "tcl console" of the Vivado Design Suite.

Simulating the Example Design

The CAN core provides a quick way to simulate and observe the behavior of the core by using the provided example design. There are two different simulation types: functional and timing. The simulation models provided are either in VHDL or Verilog, depending on the CORE Generator system Design Entry project option.

Setting up for Simulation

The Xilinx UNISIM and SIMPRIM libraries must be mapped into the simulator. If the UNISIM or SIMPRIM libraries are not set for your environment, go to the Synthesis and Simulation Guide in the Xilinx Software Manuals for assistance compiling Xilinx simulation models. Simulation scripts are provided for ModelSim.

Functional Simulation

This section provides instructions for running a functional simulation of the CAN core using either VHDL or Verilog. Functional simulation models are provided when the core is generated. Implementing the core before simulating the functional models is not required.

To run a VHDL or Verilog functional simulation of the example design:

1. Set the current directory to:

   `<quickstart>/simulation/functional/`

2. Launch the simulation script.

   `ModelSim: vsim -do simulate_mti.do`

   `ncsim (ms-dos>): simulate_ncsim.bat`

   `ncsim (Linux-shell%): ./simulate_ncsim.sh`

The simulation script compiles the functional simulation models and demonstration test bench, adds relevant signals to the wave window, and runs the simulation. To observe the operation of the core, inspect the simulation transcript and the waveform.

For Vivado tools:

1. Right-click on generated core, select "Open IP Example Design."
   This creates a new project with the example design.
2. Click "Run simulation" to simulate the example design.

Note: Equivalent tcl commands can be found on the "tcl console" of the Vivado design suite.

Timing Simulation

Timing simulation is supported only for the Full-System Hardware Evaluation and Full license types, as the core cannot be implemented using a Simulation Only Evaluation license. This section contains instructions for running a timing simulation of the CAN core using either VHDL or Verilog. A timing simulation model is generated when the core is run through the Xilinx tools using the implement script. It is a requirement that the core is implemented before attempting to run timing simulation.

To run a VHDL or Verilog functional simulation of the example design:

1. Set the current directory to:

   `<quickstart>/simulation/timing/`

2. Launch the simulation script:

   `ModelSim: vsim -do simulate_mti.do`

   `ncsim (ms-dos>): simulate_ncsim.bat`

   `ncsim (Linux-shell%): ./simulate_ncsim.sh`

The simulation script compiles the timing simulation model and the demonstration test bench, adds relevant signals to the wave window, and runs the simulation. To observe the operation of the core, inspect the simulation transcript and the waveform.

For Vivado tools:

1. Right-click on generated core, select "Open IP Example Design"
   This creates a new project with the example design.
2. Click "Run implementation" to implement the design.
3. Copy the implementation results to the directory specified in Directory and File Contents in Chapter 3 for Vivado tools.
4. Use the scripts in simulation/timing directory to run timing simulations.

Note: Equivalent tcl commands can be found on the "tcl console" of the Vivado design suite.

XILINX®

Chapter 3

Detailed Example Design

This chapter provides detailed information about the example design, including a description of files and the directory structure generated by the Xilinx CORE Generator™ or Vivado™ IP Catalog, the purpose and contents of the provided scripts, the contents of the example HDL wrappers, and the operation of the demonstration test bench.

CORE Generator System

Directory and File Contents

The CAN v4.2 core directories and their associated files are defined in the following sections.

- **<project directory>**
  Top-level project directory; name is user-defined
  - <project_directory>/<component name>
    Core release notes file
    - <component_name>/doc
      Product documentation
    - <component_name>example design
      Verilog and VHDL design files
    - <component_name>/implement
      Implementation script files
      - <component_name>/implement/results
        Results directory, created after implementation scripts are run, and contains implement script results
    - <component_name>/simulation
      Simulation scripts
      - <component_name>/simulation/functional
        Functional simulation files
      - simulation/timing
        Simulation files

<project directory>

The <project directory> contains all the CORE Generator tools project files.

Table 3-1: **Project Directory**

Name	Description
<project_dir>	
<component_name>.ngc	Top-level netlist
<component_name>.v[hd]	Verilog or VHDL simulation model
<component_name>.xco	CORE Generator software project-specific option file; can be used as an input to the CORE Generator system.
<component_name>_flist.txt	List of files delivered with the core.
<component_name>.{veo|vho}	VHDL or Verilog instantiation template.

Directory and File Contents

<project_directory>/<component name>

The <component name> directory contains the release notes file provided with the core, which can include last-minute changes and updates.

Table 3-2: **Component Name Directory**

Name	Description
<project_dir>/<component_name>	
can_release_notes.txt	Core name release notes file.

Directory and File Contents

<component_name>example design

The example design directory contains the example design files provided with the core.

Table 3-3: **Example Design Directory**

Name	Description
<project_dir>/<component_name>/example_design	
<component_name>_top.ucf	Provides example constraints necessary for processing the CAN core using the Xilinx implementation tools.
<component_name>_top.v[hd]	The VHDL or Verilog top-level file for the example design; it instantiates the CAN core.
<component_name>.v	Top-level file for the example design. Only generated when Verilog design flow is selected.

Directory and File Contents

<component_name>/doc

The doc directory contains the PDF documentation provided with the core.

Table 3-4: **Doc Directory**

Name	Description
<project_dir>/<component_name>/doc	

Directory and File Contents

<component_name>/implement

The implement directory contains the core implementation script files. Generated for Full-System Hardware Evaluation and Full license types.

Table 3-5: **Implement Directory**

Name	Description
<project_dir>/<component_name>/implement	
implement.{bat|sh}	A Windows (.bat) or Linux script that processes the example design.
xst.prj	The XST project file for the example design that lists all of the source files to be synthesized. Only available when the CORE Generator system project option is set to ISE® or Other.
xst.scr	The XST script file for the example design used to synthesize the core. Only available when the CORE Generator system. Vendor project option is set to ISE or Other.

Directory and File Contents

<component_name>/implement/results

The results directory is created by the implement script, after which the implement script results are placed in the results directory.

Table 3-6: **Results Directory**

Name	Description
<project_dir>/<component_name>/implement/results	
Implement script result files.	

Directory and File Contents

<component_name>/simulation

The simulation directory contains the simulation scripts provided with the core.

Table 3-7: **Simulation Directory**

Name	Description
<project_dir>/<component_name>/simulation	
glbl.v	Verilog test file provided with the demonstration test bench.
can_v4_2_tb.v[hd]	Verilog/VHDL test file provided with the demonstration test bench.

Directory and File Contents

<component_name>/simulation/functional

The functional directory contains functional simulation scripts provided with the core.

Table 3-8: **Functional Directory**

Name	Description
<project_dir>/<component_name>/simulation/functional	
simulate_mti.do	A macro file for ModelSim that compiles the HDL sources and runs the simulation.
simulate_ncsim.sh	A macro file for Cadence IES that compiles the HDL sources and runs the simulation in a Linux environment.
simulate_ncsim.bat	A macro file for Cadence IES that compiles the HDL sources and runs the simulation in a Windows environment.
wave.do	A macro file for ModelSim that opens a wave window and adds key signals to the wave viewer. This file is called by the simulate_mti.do file and is displayed after the simulation is loaded.
wave.sv	A macro file for Cadence IES that opens a wave window and adds key signals to the wave viewer.

Directory and File Contents

simulation/timing

The timing simulation directory is generated only for Full-System Hardware Evaluation and Full-license types.

Table 3-9: **Timing Directory**

Name	Description
<project_dir>/<component_name>/simulation/timing	
simulate_mti.do	A macro file for ModelSim that compiles the post-par timing netlist, demonstration test bench files, and runs the simulation.
simulate_ncsim.sh	A macro file for Cadence IES that compiles the post-par timing netlist, demonstration test bench files, and runs the simulation in a Linux environment.
simulate_ncsim.bat	A macro file for Cadence IES that compiles the post-par timing netlist, demonstration test bench files, and runs the simulation in a Windows environment.
wave.do	A macro file for ModelSim that opens a wave window and adds key signals to the wave viewer. This file is called by the simulate_mti.do file and is displayed after the simulation is loaded.
wave.sv	A macro file for Cadence IES that opens a wave window and adds key signals to the wave viewer.

Directory and File Contents

Implementation Scripts

This subsection is only applicable for CORE Generator tools.

Note: Present only with a Full license.

The implementation script is either a shell script(.sh) or batch file (.bat) that processes the example design through the Xilinx tool flow. It is located at:

Linux

```
<project_dir>/<component_name>/implement/implement.sh
```

Windows

```
<project_dir>/<component_name>/implement/implement.bat
```

When the CORE Generator system is run with the Full System Hardware Evaluation, or Full license types, the implement script performs these steps:

- Synthesizes the HDL example design files using XST
- Runs NGDBuild to consolidate the core netlist and the example design netlist into the NGD file containing the entire design
- Maps the design to the target technology

- Place-and-routes the design on the target device
- Performs static timing analysis on the routed design using Timing Analyzer (TRCE)
- Generates a bitstream
- Enables Netgen to run on the routed design to generate a VHDL or Verilog netlist (as appropriate for the Design Entry project setting) and timing information in the form of SDF files.

The Xilinx tool flow generates several output and report files. These are saved in the following directory which is created by the implement script:

```
<project_dir>/<component_name>/implement/results
```

Simulation Scripts

This subsection is only applicable for CORE Generator tools.

Functional Simulation

The test scripts are ModelSim macros that automate the simulation of the test bench. They are available from the following location:

```
<project_dir>/<component_name>/simulation/functional/
```

The test script performs these tasks:

- Compiles the structural UNISIM simulation model
- Compiles HDL Example Design source code
- Compiles the demonstration test bench
- Starts a simulation of the test bench
- Opens a Wave window and adds signals of interest (wave_mti.do/wave_ncsim.sv)
- Runs the simulation to completion

Timing Simulation

Note: Present only with a Full license.

The test scripts are a ModelSim or a Cadence IES macro that automates the simulation of the test bench. They are located in:

```
<project_dir>/<component_name>/simulation/timing/
```

The test script performs these tasks:

- Compiles the SIMPRIM based gate level netlist simulation model
- Compiles the demonstration test bench
- Starts a simulation of the test bench
- Opens a Wave window and adds signals of interest (wave_mti.do/wave_ncsim.sv)
- Runs the simulation to completion

Vivado Tools

This section provides detailed information about the example design, including a description of files and the directory structure generated by the Xilinx Vivado tool, the purpose and contents of the provided scripts, the contents of the example HDL wrappers, and the operation of the demonstration test bench.

In the IP Catalog project, clicking Open IP Example Design in GUI or typing the command

```
open_example_project [get_ips <component_name>]
```

in the TCL console invokes a separate example design project. In this new project `<component_name>_exdes` is the top module for synthesis, and `<component_name>_tb` is the top module for simulation. The implementation or simulation of the example design can be run from the example project.

Directory and File Contents


<project_name>/<project_name>.srcs/sources_1/ip/
Top-level project directory; name is user-defined


<project_name>/<project_name>.srcs/sources_1/ip/<component name>
Core release notes file


<component_name>example design
Verilog and VHDL design files


<component_name>/implement
Implementation script files


<component_name>/implement/results
Results directory, created after implementation scripts are run, and contains implement script results


<component_name>/simulation
Simulation scripts


<component_name>/simulation/functional
Functional simulation files


simulation/timing
Simulation files

The directory structure for a Vivado design tools project under <project_name>/<project_name>.srcs/sources_1/ip/<component name> is same as <project_directory>/<component name> for a CORE Generator tools project.

<project_name>/<project_name>.srcs/sources_1/ip/<component name>

This directory contains all the Vivado tools project files.

Table 3-10: **Project Directory**

Name	Description
project_name>/<project_name>.srcs/sources_1/ip/<component name>	
<component_name>.xci	Vivado tools project-specific option file; can be used as an input to the Vivado tools
<component_name>.{veo | vho}	VHDL or Verilog instantiation template
<component_name>.xdc	Constraints file for core.

Example Design Configuration

This section is applicable for both CORE Generator tools and Vivado Design Suite.

Figure 3-1 illustrates the example design configuration.



Figure 3-1: **Example Design Configuration**

The example design contains the following:

- An instance of the CAN core

  During simulation, the CAN core is instantiated as a black box and replaced with the CORE Generator system netlist during implementation and the gate-level simulation model.

- Input and output buffers for top-level port signal

Demonstration Test Bench

This section is applicable for both CORE Generator tools and Vivado Design Suite.

Figure 3-2 illustrates the demonstration test bench.



Figure 3-2: **Demonstration Test Bench**

Test Bench Functionality

The demonstration test bench is a straightforward VHDL or Verilog file to exercise the example design and the core itself.

The test bench consists of the following:

- Clock Generators
- Procedure to write to a Configuration Register memory location
- Procedure to read from a Configuration Register memory location
- Procedure to display the bits set in the Interrupt Status Register (ISR)

Core with No Acceptance Filtering

The demonstration test bench performs the following tasks:

- Input clock signals are generated.
- A reset is applied to the example design.
- The Baud Rate Prescalar register and Bit Timing registers are written to. These registers are read from and the values read are compared with the values written.
- The Interrupt Enable Register is written to enable interrupts for TXBFLL and RXOK bits. This register is read from and the value read is compared with the value written.
- The Mode Select Register is written to select Loop Back mode of operation. This register is read from and the value read is compared with the value written.
- The Software Reset Register is written to enable CEN bit. This register is read from and the value written is compared with the value read.

- Five messages are written in sequence:

1. The first message is written to the TXHPB and is a standard data frame.
2. The second message is written to the TX FIFO and is a standard data frame.
3. The third message is written to the TX FIFO and is a standard remote frame.
4. The fourth message is written to the TX FIFO and is an extended data frame.
5. The fifth message is written to the TX FIFO and is an extended remote frame.

   After each message is written, the test bench waits for the assertion of the interrupt line. When the interrupt line is asserted, the following conditions occur:

   - The bits set in the ISR are displayed.
   - The RX FIFO is read if the RXOK bit is set. The message received is compared with the message previously transmitted.
   - The ICR is written to. This clears the bits in the ISR that are set.

   With no acceptance filtering, all five messages are received in the RX FIFO.

Core with Acceptance Filtering

The demonstration test bench performs the following tasks:

- Input clock signals are generated.
- A reset is applied to the example design.
- The Baud Rate Prescalar register and Bit Timing registers are written to. These registers are read from and the values read are compared with the values written.
- The Interrupt Enable Register is written to enable interrupts for TXBFLL and RXOK bits. This register is read from and the value read is compared with the value written.
- Acceptance Filter ID Register 1 and Acceptance Filter Mask Register 1 are written to. These registers are read from and the values read are compared with the values written.
- The Acceptance Filter Register is written to enable Acceptance Filter pair 1. This register is read from and the value read is compared with the value written.
- The Mode Select Register is written to select Loop Back mode. This register is read from and the value read is compared with the value written.
- The Software Reset Register is written to enable CEN bit. This register is read from and the value written is compared with the value read.
- Five messages are written in a sequence.

1. The first message is written to the TXHPB and is a standard data frame.
2. The second message is written to the TX FIFO and is a standard data frame.
3. The third message is written to the TX FIFO and is a standard remote frame.
4. The fourth message is written to the TX FIFO and is an extended data frame.
5. The fifth message is written to the TX FIFO and is an extended remote frame.

   After each message is written, the test bench waits for the interrupt line to be asserted. When the interrupt line is asserted, these conditions occur:

   - The bits in the ISR that are set are displayed.
   - The RX FIFO is read if the RXOK bit is set. The message that is received is compared with the message that was transmitted.
   - The ICR is written to. This clears the bits in the ISR that are set.

- After the fourth message is transmitted and received, the Interrupt Enable Register is written to enable interrupts for TXOK, RXOK and TXBFLL. This register is read from and the value read is compared with the value written.
- The fifth message does not pass acceptance filtering. Only the TXOK bit in the ISR is set when the ISR is asserted.

Customizing the Demonstration Test Bench

This section describes the variety of demonstration test bench customization options that can be used for individual system requirements.

Changing the Data

You can change the contents of the message written to the TX FIFO / TX HPB by changing the procedure call that writes to the TX FIFO and the TX HPB memory locations. The relevant fields in the checkers must also be changed to ensure that the message read from the RX FIFO matches the message that was transmitted.

Changing the CAN Parameters

The values written to the BRPR and the BTR registers can be changed for appropriate bit timing values. The test bench operates in the Loop Back mode of operation.

Changing the Test Bench Structure

You can add messages using these steps.

1. Write the message to the TX FIFO.
2. Wait for an interrupt and process the interrupt.
3. Read the received message from the RX FIFO.