

Introduction

The LogiCORE™ IP Digital Pre-Distortion (DPD) negates the non-linear effects of a power amplifier (PA) when transmitting a wide-band signal. DPD allows a PA to achieve greater efficiency by operating at a higher output power while maintaining spectral compliance, and reducing system capital and operational expenditure.

Additional Documentation

Additional documentation is available upon request. Please contact your [local Xilinx sales representative](#).

Features

- Algorithm
 - DPD correction with up to 40 dB of adjacent channel leakage ratio (ACLR) improvement
- Physical Configuration Parameters
 - Selection of phase options for datapath implementation allowing a resource/sample rate trade-off
 - Selection of one, two, four, six or eight transmit antennas
 - Multiple filter and capture depth options for low cost solutions like macro Base stations, massive MIMO 5G RRH, micro Remote Radio Head (RRH), Distributed Antenna System (DAS), and low power PA applications.
 - Independent control of filter memory depth, capture memory depth and acceleration levels allowing for resource versus performance trade-off
- Software
 - Support for SMP mode under Linux Operating System
 - C API for Host Processor
 - DFE Reference Design included

IP Facts

LogiCORE™ IP Facts Table	
Core Specifics	
Supported Device Family	Zynq®-7000, Zynq UltraScale+™, and Zynq UltraScale+™ RFSoc
Supported User Interfaces	AXI4, AXI4-Lite, and AXI4-Stream
Provided with Core	
Design Files	Local Vivado® repository
Example Design	Please contact your local Xilinx sales representative for more information.
Test Bench	Please contact your local Xilinx sales representative for more information.
Constraints File	Please contact your local Xilinx sales representative for more information.
Simulation Model	Not Provided
Supported S/W Driver	Executable and linkable format files are now packaged along with the DFE Subsystem Reference Design which need to be downloaded separately.
Tested Design Flows ²	
Design Entry	Vivado Design Suite 2019.2
Simulation	Not Provided
Synthesis	Vivado Synthesis
Support	
All Vivado IP Change Logs	Master Vivado IP Change Logs: 72775
Provided by Xilinx at the Xilinx Support web page	

Notes:

1. For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide](#).

Technical Support

Xilinx provides technical support on the [Xilinx Community Forums](#) for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To ask questions, navigate to the [Xilinx Community Forums](#).

Licensing and Ordering

This Xilinx® LogiCORE™ IP module is provided under the terms of the [Xilinx Core License Agreement](#). The module is shipped as part of the Vivado® Design Suite. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. To generate a full license, visit the [product licensing web page](#). Evaluation licenses and hardware timeout licenses might be available for this core. Contact your [local Xilinx sales representative](#) for information about pricing and availability.

For more information about this core, visit the Digital Pre-Distortion [product web page](#).



and tools, contact your [local Xilinx sales representative](#).

The DPD v10.0 core is available as an evaluation version which operates for several hours, depending on the clock frequency. The data output is set to zero after the evaluation period ends. The host interface reports EVAL_LICENSE_TIMEOUT status value when the hardware times out.

License Checkers

If the IP requires a license key, the key must be verified. The Vivado® design tools have several license checkpoints for gating licensed IP through the flow. If the license check succeeds, the IP can continue generation. Otherwise, generation halts with an error. License checkpoints are enforced by the following tools:

- Vivado Synthesis
- Vivado Implementation
- write_bitstream (Tcl command)



IMPORTANT! IP license level is ignored at checkpoints. The test confirms a valid license exists. It does not check IP license level.

Revision History

The following table shows the revision history for this document.

Section	Revision Summary
03/16/2020 Version 10.0	
General updates	<ul style="list-style-type: none">• Requirement changed to Vivado 2019.2 tools.• Updated IP Facts table.
1/29/2018 Version 9.0	
General updates	Requirement changed to Vivado 2018.3 tools.
06/20/2018 Version 8.1	
General updates	<ul style="list-style-type: none">• Requirement changed to Vivado 2018.1 tools.• Added support for Zynq UltraScale+ RFSoc devices.
07/03/2017 Version 8.1	
General updates	Requirement changed to Vivado 2017.2 tools. Demo test bench is provided with IP.
12/09/2016 Version 8.0	
General updates	Requirement changed to Vivado 2016.3 tools.

Section	Revision Summary
06/30/2016 Version 8.0	
General updates	Early Access Draft <ul style="list-style-type: none"> Added support for Zynq UltraScale+ MPSoC devices. Requirement changed to Vivado 2016.2 tools.
09/30/2015 Version 7.1	
General updates	<ul style="list-style-type: none"> Added two features to the IP Facts table. Updated the Licensing and Ordering Information and Support sections.
12/15/2014 Version 7.0	
General updates	<ul style="list-style-type: none"> Synchronize document version with core version. Updated the Introduction and Features sections. Added IP Fact Table.
10/16/12 Version 2.0	
General updates	Updated for ISE® Design Suite 14.3.
08/15/11 Version 1.1	
General updates	Updated for ISE® Design Suite 14.3.
06/22/11 Version 1.0	
Initial release.	ISE Design Suite 13.2. Previous version of this Product Brief is XMP143.

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal/default.do>

www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright 2011-2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.