LogiCORE™ IP
1-Gigabit Ethernet
MAC v8.5

Getting Started Guide

UG143 April 24, 2009
Xilinx is providing this product documentation, hereinafter “Information,” to you “AS IS” with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.

© 2004-2009 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

## Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>09/30/04</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
<tr>
<td>04/28/05</td>
<td>2.0</td>
<td>Updated to 1-Gigabit Ethernet MAC version 6.0, Xilinx tools 7.1i.</td>
</tr>
<tr>
<td>01/18/06</td>
<td>3.0</td>
<td>Updated to 1-Gigabit Ethernet MAC version 7.0, Xilinx tools 8.1i.</td>
</tr>
<tr>
<td>07/13/06</td>
<td>4.0</td>
<td>Updated to 1-Gigabit Ethernet MAC version 8.0, Xilinx tools 8.2i.</td>
</tr>
<tr>
<td>09/21/06</td>
<td>5.1</td>
<td>Updated to 1-Gigabit Ethernet MAC version 8.1, support for Spartan®-3A devices.</td>
</tr>
<tr>
<td>02/15/07</td>
<td>6.0</td>
<td>Updated to 1-Gigabit Ethernet MAC version 8.2, Xilinx tools 9.1i.</td>
</tr>
<tr>
<td>08/08/07</td>
<td>7.0</td>
<td>Updated to core version 8.3, and supported tool updates for IP1 I Minor release.</td>
</tr>
<tr>
<td>04/24/09</td>
<td>8.0</td>
<td>Updated to core version 8.5, Xilinx tools 11.1. Updated System Requirements section.</td>
</tr>
</tbody>
</table>

The product was discontinued as of August 31, 2009.
Chapter 4: Detailed Example Design

Directory and File Contents ................................................................. 26
  <project directory> ............................................................. 26
  <project directory>/<component name> .................................... 26
  <component name>/doc ......................................................... 27
  <component name>/example_design ...................................... 27
  example_design/fifo ......................................................... 28
  example_design/physical .................................................... 28
  <component name>/implement .............................................. 29
  implement/results ............................................................ 30
  <component name>/simulation ............................................ 30
  simulation/functional ....................................................... 31
  simulation/timing ............................................................. 32

Implementation and Test Scripts .................................................. 33
  Implementation Scripts for Timing Simulation ....................... 33
  Test Scripts For Functional Simulation ................................ 33
  Test Scripts For Timing Simulation .................................... 34

Example Design ............................................................................ 35
  HDL Example Design .......................................................... 35
  10M/100M/1G Ethernet FIFO ............................................... 36
  Address Swap Module ......................................................... 38

Demonstration Test Bench ........................................................... 39
  Test Bench Functionality ..................................................... 39
  Changing the Test Bench ....................................................... 41
## Schedule of Figures

### Chapter 1: Introduction

### Chapter 2: Licensing the Core

### Chapter 3: Quick Start Example Design

- **Figure 3-1**: Default Example Design and Test Bench .......................... 18
- **Figure 3-2**: Gigabit Ethernet MAC Customization Screen ................... 19

### Chapter 4: Detailed Example Design

- **Figure 4-1**: Example Design HDL Wrapper ........................................ 35
- **Figure 4-2**: Frame Transfer across LocalLink Interface ....................... 36
- **Figure 4-3**: Modification of Frame Data by Address Swap Module .......... 38
- **Figure 4-4**: Demonstration Test Bench ............................................. 39
Preface

About This Guide

This guide provides information about generating a LogiCORE™ IP 1-Gigabit Ethernet MAC (GEMAC) core, customizing and simulating the core using the provided example design, and running the design files through implementation using the Xilinx tools.

Contents

This guide contains the following chapters:

- **Preface, “About this Guide”** introduces the organization and purpose of this guide and the conventions used in the guide.
- **Chapter 1, “Introduction”** describes the core and related information, including recommended design experience, additional resources, technical support, and submitting feedback to Xilinx.
- **Chapter 2, “Licensing the Core”** provides information about licensing the core.
- **Chapter 3, “Quick Start Example Design”** provides instructions to quickly generate the core and run the example design through implementation and simulation using the default settings.
- **Chapter 4, “Detailed Example Design”** describes the files and directory structure generated by CORE Generator™, the contents of the HDL example design, and the operation of the demonstration test bench.
Conventions

This document uses the following conventions. An example illustrates each convention.

**Typographical**

The following typographical conventions are used in this document:

<table>
<thead>
<tr>
<th>Convention</th>
<th>Meaning or Use</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Courier font</td>
<td>Messages, prompts, and program files that the system displays</td>
<td>speed grade: - 100</td>
</tr>
<tr>
<td>Courier bold</td>
<td>Literal commands you enter in a syntactical statement</td>
<td>ngdbuild design_name</td>
</tr>
<tr>
<td>Italic font</td>
<td>References to other manuals</td>
<td>See the User Guide for details.</td>
</tr>
<tr>
<td>(&lt;text in brackets&gt;)</td>
<td>User-defined variable for directory names.</td>
<td>&lt;component_name&gt;</td>
</tr>
<tr>
<td>Dark Shading</td>
<td>Items that are not supported or reserved</td>
<td>This feature is not supported</td>
</tr>
</tbody>
</table>
| Square brackets [ ]  | An optional entry or parameter. However, in bus specifications, such as bus[7:0], they are required. | ngdbuild [option_name]
|                      |                                                                              | design_name                                                            |
| Braces { }           | A list of items from which you must choose one or more                        | lowpwr ={on|off}                                                       |
| Vertical bar |                                           | lowpwr ={on|off}                                                       |
| Vertical ellipsis .  | Repetitive material that has been omitted                                      | IOB #1: Name = QOUT'                                                  |
| .                   |                                                                              | IOB #2: Name = CLKN'                                                   |
| .                   |                                                                              | .                                                                       |
| Horizontal ellipsis | Repetitive material that has been omitted                                      | allow block block_name
| ...                 |                                                                              | loc1 loc2 ... locn;                                                   |
| Notations            | The prefix ‘0x’ or the suffix ‘h’ indicate hexadecimal notation                | A read of address 0x00112975 returned 45524943h.                     |
|                      | A ‘_n’ means the signal is active low                                         | usr_teof_n is active low.                                             |
Online Document

The following conventions are used in this document:

<table>
<thead>
<tr>
<th>Convention</th>
<th>Meaning or Use</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Blue text</td>
<td>Cross-reference link to a location in the current document</td>
<td>See the section “Additional Resources” for details.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>See “Title Formats” in Chapter 1 for details.</td>
</tr>
<tr>
<td>Blue, underlined</td>
<td>Hyperlink to a website (URL)</td>
<td>Go to <a href="http://www.xilinx.com">www.xilinx.com</a> for the latest speed files.</td>
</tr>
</tbody>
</table>

List of Acronyms

The following table describes acronyms used in this manual.

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Spelled Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>DA</td>
<td>Destination Address</td>
</tr>
<tr>
<td>DCM</td>
<td>Digital Clock Manager</td>
</tr>
<tr>
<td>DDR</td>
<td>Double Data Rate</td>
</tr>
<tr>
<td>FCS</td>
<td>Frame Check Sequence</td>
</tr>
<tr>
<td>FIFO</td>
<td>First In First Out</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field Programmable Gate Array.</td>
</tr>
<tr>
<td>Gbps</td>
<td>Gigabit per second</td>
</tr>
<tr>
<td>GEMAC</td>
<td>Gigabit Ethernet Media Access Controller</td>
</tr>
<tr>
<td>GMII</td>
<td>Gigabit Media Independent Interface</td>
</tr>
<tr>
<td>HDL</td>
<td>Hardware Description Language</td>
</tr>
<tr>
<td>IOB</td>
<td>Input/Output Block</td>
</tr>
<tr>
<td>IP</td>
<td>Intellectual Property</td>
</tr>
<tr>
<td>MAC</td>
<td>Media Access Controller</td>
</tr>
<tr>
<td>RGMII</td>
<td>Reduced Gigabit Media Independent Interface</td>
</tr>
<tr>
<td>SA</td>
<td>Source Address</td>
</tr>
<tr>
<td>TEMAC</td>
<td>Tri-Mode Ethernet MAC</td>
</tr>
<tr>
<td>VHDL</td>
<td>VHSIC Hardware Description Language (VHSIC an acronym for Very High-Speed Integrated Circuits).</td>
</tr>
</tbody>
</table>
Chapter 1

Introduction

The 1-Gigabit Ethernet MAC (GEMAC) core is a fully-verified solution that supports Verilog-HDL and VHDL. In addition, the example design in this guide is provided in both Verilog and VHDL.

This chapter introduces the GEMAC core and provides related information, including recommended design experience, additional resources, technical support, and submitting feedback to Xilinx.

System Requirements

Windows
- Windows XP Professional 32-bit/64-bit
- Windows Vista Business 32-bit/64-bit

Linux
- Red Hat Enterprise Linux WS v4.0 32-bit/64-bit
- Red Hat Enterprise Desktop v5.0 32-bit/64-bit (with Workstation Option)
- SUSE Linux Enterprise (SLE) desktop and server v10.1 32-bit/64-bit

Software
- ISE® 11.1

About the Core

The GEMAC core is a Xilinx CORE Generator™ IP core, included in the latest IP Update on the Xilinx IP Center. For detailed information about the core, see the GEMAC product page. For information about licensing options, see Chapter 2, “Licensing the Core.”

Recommended Design Experience

Although the GEMAC core is a fully verified solution, the challenge associated with implementing a complete design varies depending on the configuration and functionality of the application. For best results, previous experience building high-performance, pipelined FPGA designs using Xilinx implementation software and user constraint files (UCF) is recommended.

Contact your local Xilinx representative for a closer review and estimation of your specific requirements.
Additional Core Resources

For detailed information and updates about the GEMAC core, see the following documents, available from either the GEMAC product page.

- 1-Gigabit Ethernet MAC Data Sheet
- 1-Gigabit Ethernet MAC Getting Started Guide

After generating the core, the following documents are available from the doc directory:

- 1-Gigabit Ethernet MAC Release Notes
- 1-Gigabit Ethernet MAC User Guide

Technical Support

To obtain technical support specific to the GEMAC core, visit support.xilinx.com. Questions are routed to a team of engineers with expertise using the GEMAC core.

Xilinx will provide technical support for use of this product as described in the 1-Gigabit Ethernet MAC User Guide and the 1-Gigabit Ethernet MAC Getting Started Guide. Xilinx cannot guarantee timing, functionality, or support of this product for designs that do not follow these guidelines.

Feedback

Xilinx welcomes comments and suggestions about the GEMAC core and the documentation supplied with the core.

GEMAC Core

For comments or suggestions about the GEMAC core, please submit a WebCase from support.xilinx.com. Be sure to include the following information:

- Product name
- Core version number
- Explanation of your comments
Document

For comments or suggestions about this document, please submit a WebCase from support.xilinx.com/. Be sure to include the following information:

- Document title
- Document number
- Page number(s) to which your comments refer
- Explanation of your comments
Chapter 2

Licensing the Core

This chapter provides instructions for obtaining a license for the GEMAC core, which you must do before using it in your designs. The GEMAC core is provided under the terms of the Xilinx LogiCORE Site License Agreement, which conforms to the terms of the SignOnce IP License standard defined by the Common License Consortium. Purchase of the core entitles you to technical support and access to updates for a period of one year.

Before you Begin

This chapter assumes you have installed the core using either the CORE Generator™ IP Software Update installer or by performing a manual installation after downloading the core from the web. For information about installing the core, see the GEMAC product page.

License Options

The GEMAC core provides three licensing options. After installing the required Xilinx ISE software and IP Service Packs, choose a license option.

Simulation Only

The Simulation Only Evaluation license key is provided with the Xilinx CORE Generator. This key lets you assess core functionality with either the example design provided with the GEMAC core, or alongside your own design and demonstrates the various interfaces to the core in simulation. (Functional simulation is supported by a dynamically generated HDL structural model.)

Full System Hardware Evaluation

The Full System Hardware Evaluation license is available at no cost and lets you fully integrate the core into an FPGA design, place and route the design, evaluate timing, and perform back-annotated gate-level simulation of the GEMAC core using the demonstration test bench provided with the core.

In addition, the license key lets you generate a bitstream from the placed and routed design, which can then be downloaded to a supported device and tested in hardware. The core can be tested in the target device for a limited time before timing out (ceasing to function) at which time it can be reactivated by reconfiguring the device.
Full

The Full license key is available when you purchase the core and provides full access to all core functionality both in simulation and in hardware, including:

- Functional simulation support
- Back annotated gate-level simulation support
- Full implementation support including place and route and bitstream generation
- Full functionality in the programmed device with no time outs

Obtaining Your License Key

This section contains information about obtaining a simulation, full system hardware, and full license keys.

Simulation License

No action is required to obtain the Simulation Only Evaluation license key; it is provided by default with the Xilinx CORE Generator software.

Full System Hardware Evaluation License

To obtain a Full System Hardware Evaluation license, do the following:

- Navigate to the GEMAC product page.
- Click Evaluate.
- Follow the instructions to install the required Xilinx ISE software and IP Service Packs.

Obtaining a Full License

To obtain a Full license key, you must purchase a license for the core. After doing so, click the “Access Core” link on the Xilinx.com IP core product page for further instructions.

Installing Your License File

The Simulation Only Evaluation license key is provided with the ISE CORE Generator system and does not require installation of an additional license file. For the Full System Hardware Evaluation license and the Full license, an email will be sent to you containing instructions for installing your license file. Additional details about IP license key installation can be found in the ISE Design Suite Installation, Licensing and Release Notes document.
Quick Start Example Design

This chapter introduces the example design included with the GEMAC core and demonstrates how to generate and use the example design with default options.

Overview

The GEMAC example design includes the following:

- An instance of the GEMAC core
- An HDL example design top level and sub-components
- A demonstration test bench, to exercise the example design and core

Figure 3-1 illustrates the GEMAC example design and test bench. The example design has been tested with:

- Xilinx ISE® v11.1 software
- Mentor Graphics ModelSim 6.4b and above.
- Cadence IUS v8.1-s009 and above.
- Synopsys 2008.09 and above.
Chapter 3: Quick Start Example Design

Generating the Core

This section describes how to generate a GEMAC core using the Xilinx CORE Generator™. The generated core contains default values.

To generate the core:

1. Start the Xilinx CORE Generator.
   For help starting and using the CORE Generator, see the Xilinx CORE Generator Guide, available from the ISE documentation web page.
2. Choose File > New Project.
3. Enter a directory name. In this example, the directory is named `<project_dir>`.
4. Set project options:
   a. From the Part tab, select an FPGA family that supports the core; for example, Virtex®-5.
      
      **Note:** If an unsupported silicon family is selected, the GEMAC core does not appear in the taxonomy tree. For a list of supported architectures, see the 1-Gigabit Ethernet MAC Data Sheet.

      **Note:** Leave the device, package, and speed grade files at their default values.
   b. From the Generation tab select VHDL or Verilog for Design Entry select; select Other for Vendor.
   c. On the Advanced tab, leave Options at default values.
5. After creating the project, locate the directory containing the core in the taxonomy tree. The project appears in one of the following:
   - Communication & Networking /Ethernet
   - Communication & Networking /Networking
   - Communication & Networking/Telecommunications

6. Double-click the core. If the license file is not properly configured, the CORE Generator displays an error. See Chapter 2, “Licensing the Core” for details.

7. If a warning appears regarding the limitations of the available license, click OK. The Gigabit Ethernet MAC customization screen appears.

8. Accept the default values; then click Finish.
   The core, named `gig_eth_mac_v8_5` by default, along with supporting core files including the example design, is generated in the project directory. For detailed information about the example design files and directories, see “Directory and File Contents,” on page 26.

---

**Figure 3-2: Gigabit Ethernet MAC Customization Screen**

---
Implementing the Example Design

Note: If the core is generated with a Simulation Only license, the implementation feature of the example design is not available. In this instance, go to “Simulating the Example Design,” on page 20.

After the core is generated, the core netlist and example design can be processed by the Xilinx implementation tools. The generated output files include scripts to assist you in running the Xilinx software.

In the implementation example that follows, gig_eth_mac_v8_5 is the component name as generated by default from the core customization screen. If a core is generated with a different name, substitute the core name you use in the following commands.

From the CORE Generator project directory window, type the following to implement the GEMAC example design:

Windows

ms-dos> cd gig_eth_mac_v8_5\implement
ms-dos> implement.bat

Linux

% cd gig_eth_mac_v8_5/implement
% ./implement.sh

These commands execute a script that synthesizes, builds, maps, and place-and-routes the example design together with the core netlist. The script also generates a gate-level model of the example design and netlist for use in timing simulation. The resulting files are placed in the results directory, which is created by the implement script at runtime.

Simulating the Example Design

Functional Simulation

To run the functional simulation, you must have the Xilinx Simulation Libraries compiled for your system. See the Compiling Xilinx Simulation Libraries (COMPXLIB) in the Xilinx ISE Synthesis and Verification Design Guide, and the Xilinx ISE Software Manuals and Help. You can download these documents from:


In the simulation examples that follow, <project_dir> is the CORE Generator project directory and gig_eth_mac_v8_5 is the component name as generated by default from the core customization screen. If a core has been generated with a different name, substitute that core name in the sections that follow.

VHDL Simulation

To run a VHDL functional simulation using Mentor ModelSim

1. Launch the ModelSim simulator and set the current directory to

   <project_dir>/gig_eth_mac_v8_5/simulation/functional

2. Map the UniSim library:

   ModelSim> vmap unisim <path to compiled libraries>/unisim

3. Launch the simulation script:

   ModelSim> do simulate_mti.do
Simulating the Example Design

To run a VHDL functional simulation using Cadence IUS
1. Open a command prompt or shell in your project directory, then set the current directory to:
   `<project_dir>/gig_eth_mac_v8_5/simulation/functional`
2. Launch the simulation script:
   `./simulate_ncsim.sh`

The scripts compile the structural VHDL model for the core, the example design HDL files and the demonstration test bench. It adds some relevant signals to a wave window, then runs the simulation to completion. At this point, you can review the simulation transcript and waveform to observe the operation of the core.

Verilog Simulation

To run a Verilog functional simulation using Mentor ModelSim
1. Launch the ModelSim simulator and set the current directory to
   `<project_dir>/gig_eth_mac_v8_5/simulation/functional`
2. Map the UniSim library:
   ```
   ModelSim> vmap unisims_ver <path to compiled libraries>/unisims_ver
   ```
3. Launch the simulation script:
   ```
   ModelSim> do simulate_mti.do
   ```

To run a Verilog functional simulation using Cadence IUS
1. Open a command prompt or shell in your project directory, then set the current directory to:
   `<project_dir>/gig_eth_mac_v8_5/simulation/functional`
2. Launch the simulation script:
   ```
   ./simulate_ncsim.sh
   ```

To run a Verilog functional simulation using Synopsys VCS
1. Open a command prompt or shell in your project directory, then set the current directory to:
   `<project_dir>/gig_eth_mac_v8_5/simulation/functional`
2. Launch the simulation script:
   ```
   ./simulate_vcs.sh
   ```

The scripts compile the structural Verilog model for the core, the example design HDL files and the demonstration test bench. It adds some relevant signals to a wave window, then runs the simulation to completion. At this point, you can review the simulation transcript and waveform to observe the operation of the core.
Timing Simulation

Note: If the core is generated with a Simulation Only license, the timing simulation feature of the example design is not available. In this case, proceed to "What’s Next?,” on page 23.

To run the gate-level simulation, you must have the Xilinx Simulation Libraries compiled for your system. See Compiling Xilinx Simulation Libraries (COMPXLIB) in the Xilinx ISE Synthesis and Verification Design Guide, which can be obtained from www.xilinx.com/support/software_manuals.htm.

In the simulation examples that follow, <project_dir> is the CORE Generator project directory; gig_eth_mac_v8_5 is the component name as generated by default from the core customization screen. If a core has been generated with a different name, substitute the core name in the following commands.

VHDL Simulation

To run a VHDL timing simulation using Mentor ModelSim
1. Launch the ModelSim simulator and set the current directory to <project_dir>/gig_eth_mac_v8_5/simulation/timing
2. Map the SimPrim library:
   ```
   ModelSim> vmap simprim <path to compiled libraries>/simprim
   ```
3. Launch the simulation script:
   ```
   ModelSim> do simulate_mti.do
   ```

To run a VHDL timing simulation using Cadence IUS
1. Open a command prompt or shell in your project directory, then set the current directory to:
   ```
   <project_dir>/gig_eth_mac_v8_5/simulation/timing
   ```
2. Launch the simulation script:
   ```
   ./simulate_ncsim.sh
   ```

The scripts compile the gate-level model of the example design, generated in the implementation stage, and the demonstration test bench. It adds some relevant signals to a wave window, then runs the simulation to completion. At this point, you can review the simulation transcript and waveform to observe the operation of the core.

Verilog Simulation

To run a Verilog timing simulation using Mentor ModelSim
1. Launch the ModelSim simulator and set the current directory to <project_dir>/gig_eth_mac_v8_5/simulation/timing
2. Map the SimPrim library:
   ```
   ModelSim> vmap simprims_ver <path to compiled libraries>/simprims_ver
   ```
3. Launch the simulation script:
   ```
   ModelSim> do simulate_mti.do
   ```
To run a Verilog timing simulation using Cadence IUS
1. Open a command prompt or shell in your project directory, then set the current directory to:
   `<project_dir>/gig_eth_mac_v8_5/simulation/timing`
2. Launch the simulation script:
   `./simulate_ncsim.sh`

To run a Verilog timing simulation using Synopsys VCS
1. Open a command prompt or shell in your project directory, then set the current directory to:
   `<project_dir>/gig_eth_mac_v8_5/simulation/timing`
2. Launch the simulation script:
   `./simulate_vcs.sh`

The scripts compile the gate-level model of the example design, generated in the implementation stage, and the demonstration test bench. It adds some relevant signals to a wave window, and then runs the simulation to completion. At this point, you can review the simulation transcript and waveform to observe the operation of the core.

What’s Next?

For more information about the example design, including guidelines on modifying the design and extending the test bench, see Chapter 4, “Detailed Example Design.” To begin using the GEMAC core in your own design, see the 1-Gigabit Ethernet MAC User Guide.
Chapter 4

Detailed Example Design

This chapter provides detailed information about the example design, including a description of files and the directory structure generated by the Xilinx CORE Generator™, the purpose and contents of the provided scripts, the contents of the example HDL wrappers, and the operation of the demonstration test bench.

- `<project directory>`
  Top-level project directory; name is user-defined.
- `<project directory>/<component name>`
  Core release notes file
- `<component name>/doc`
  Product documentation
- `<component name>/example_design`
  Verilog and VHDL design files
  - `example_design/fifo`
    FIFO directory, contains files for the FIFO instanced in LocalLink example design
  - `example_design/physical`
    Files for the physical interface of the MAC
- `<component name>/implement`
  Implementation script files
  - `implement/results`
    Results directory, created after implementation scripts are run, and contains implement script results
- `<component name>/simulation`
  Simulation scripts
  - `simulation/functional`
    Functional simulation files
  - `simulation/timing`
    Timing simulation files
Directory and File Contents

The core directories and their associated files are defined in the following sections.

**Note:** The implement and timing simulation directories are only present when the core is generated with a Full System Hardware Evaluation license or Full license.

### <project directory>

The project directory contains all the CORE Generator project files.

#### Table 4-1: Project Directory

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;project_dir&gt;</td>
<td></td>
</tr>
<tr>
<td>&lt;component_name&gt;.ngc</td>
<td>Binary Xilinx implementation netlist. Describes how the core is to be implemented. Used as input to the Xilinx™ Implementation Tools.</td>
</tr>
<tr>
<td>&lt;component_name&gt;.v[hd]</td>
<td>VHDL or Verilog structural simulation model. File used to support VHDL or Verilog functional simulation of a core. The VHDL or Verilog model passes customized parameters to the generic core simulation model.</td>
</tr>
<tr>
<td>&lt;component_name&gt;.xco</td>
<td>As an output file, the XCO file is a log file that records the settings used to generate a particular core. An XCO file is generated by the CORE Generator for each core that it creates in the current project directory. An XCO file can also be used as an input to the CORE Generator.</td>
</tr>
<tr>
<td>&lt;component_name&gt;_flist.txt</td>
<td>Text file listing all of the output files produced when customized core was generated in the CORE Generator.</td>
</tr>
<tr>
<td>&lt;component_name}.{vho</td>
<td>veo}</td>
</tr>
</tbody>
</table>

### <project directory>/<component name>

The <component name> directory contains the release notes file provided with the core, which may include last-minute changes and updates.

#### Table 4-2: Component Name Directory

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;project_dir&gt;/&lt;component_name&gt;</td>
<td></td>
</tr>
<tr>
<td>gig_eth_mac_readme.txt</td>
<td>Core release notes file.</td>
</tr>
</tbody>
</table>

Back to Top
<component name>/doc

The doc directory contains the PDF documentation provided with the core.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;project_dir&gt;/&lt;component_name&gt;/doc</td>
<td></td>
</tr>
<tr>
<td>gig_eth_mac_ds200.pdf</td>
<td>1-Gigabit Ethernet MAC Data Sheet</td>
</tr>
<tr>
<td>gig_eth_mac_gsg143.pdf</td>
<td>1-Gigabit Ethernet MAC Getting Started Guide</td>
</tr>
<tr>
<td>gig_eth_mac_ug144.pdf</td>
<td>1-Gigabit Ethernet MAC User Guide</td>
</tr>
</tbody>
</table>

<component name>/example_design

The example design directory contains the example design files provided with the core. See “Example Design,” page 35.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;project_dir&gt;/&lt;component_name&gt;/example_design</td>
<td>Top-level VHDL or Verilog file for the example design. This instantiates the LocalLink block along with the address swap block, providing a simple loopback function.</td>
</tr>
<tr>
<td>&lt;component_name&gt;_example_design.v[hd]</td>
<td>User constraints file (UCF) for the core and the example design.</td>
</tr>
<tr>
<td>&lt;component_name&gt;_locallink.v[hd]</td>
<td>Example design with a LocalLink client interface. This instantiates the block level GEMAC wrapper together with a receive and a transmit FIFO.</td>
</tr>
<tr>
<td>&lt;component_name&gt;_block.v[hd]</td>
<td>Block-level GEMAC wrapper containing the core and all clocking and physical interface circuitry.</td>
</tr>
<tr>
<td>&lt;component_name&gt;_mod.v</td>
<td>Verilog module declaration for the core instance in the block level example design.</td>
</tr>
<tr>
<td>address_swap_module.v[hd]</td>
<td>Top-level example design instances this to swap the source and destination addresses of the incoming frames.</td>
</tr>
</tbody>
</table>
example_design/fifo

This directory contains the files for the FIFO that is instanced in the LocalLink example design.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>tx_client_fifo.v[hd]</td>
<td>Transmit client FIFO. This takes data from the client in LocalLink format, stores it and sends it to the MAC.</td>
</tr>
<tr>
<td>rx_client_fifo.v[hd]</td>
<td>Receive client FIFO. This reads in and stores data from the MAC before outputting it to the client in LocalLink format.</td>
</tr>
<tr>
<td>ten_100_1g_eth_fifo.v[hd]</td>
<td>FIFO top level. This instantiates the transmit and receive client FIFOs.</td>
</tr>
</tbody>
</table>

example_design/physical

This directory contains a file for the physical interface of the MAC. A GMII or RGMII version will be delivered by CORE Generator depending on the selected option.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>gmii_if.v[hd]</td>
<td>For GMII only: all clocking and logic required to provide a GMII physical interface.</td>
</tr>
<tr>
<td>rgmii_v2_0_if.v[hd]</td>
<td>For RGMII only: all clocking and logic required to provide a RGMII v2.0 physical interface.</td>
</tr>
<tr>
<td>sync_block.v[hd]</td>
<td>Only present when the dcm_reset module is also present: this is a synchronization flip-flop pair, for crossing signals across a clock domain.</td>
</tr>
<tr>
<td>reset_sync.v[hd]</td>
<td>Only present when the dcm_reset module is also present: this is a reset synchronization module, for creating a synchronous reset output signal from an asynchronous input.</td>
</tr>
</tbody>
</table>
Table 4-6: Physical Directory (Continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>dcm_reset.v[hd]</td>
<td>Only present when a DCM is used (Virtex®-4 devices and all Spartan®-3 devices). This is a self contained module for resetting a DCM following Power-on-Reset or loss of lock.</td>
</tr>
</tbody>
</table>

<component name>/implement

This directory contains the support files necessary for implementation of the example design with the XILINX tools. See “Example Design,” page 35. Execution of an implement script results in creation of the results directory and an xst project directory.

Table 4-7: Implement Directory

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;project_dir&gt;/&lt;component_name&gt;/implement</td>
<td></td>
</tr>
<tr>
<td>implement.sh</td>
<td>Linux shell script that processes the example design through the Xilinx tool flow.</td>
</tr>
<tr>
<td>implement.bat</td>
<td>Windows batch file that processes the example design through the Xilinx tool flow.</td>
</tr>
<tr>
<td>xst.prj</td>
<td>XST project file for the example design; it enumerates all the HDL files that need to be synthesised.</td>
</tr>
<tr>
<td>xst.scr</td>
<td>XST script file for the example design.</td>
</tr>
</tbody>
</table>
implement/results

This directory is created by the implement scripts and is used to run the example design files and the <component_name>.ngc file through the Xilinx implementation tools. On completion of an implement script, this directory contains the following files for timing simulation. Output files from the Xilinx implementation tools are also located in this directory.

Table 4-8: Results Directory

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;project_dir&gt;/&lt;component_name&gt;/implement/results</td>
<td></td>
</tr>
<tr>
<td>routed.v[hd]</td>
<td>The back-annotated SimPrim based gate-level VHDL or Verilog model. Used for timing simulation.</td>
</tr>
<tr>
<td>routed.sdf</td>
<td>Timing information for simulation.</td>
</tr>
</tbody>
</table>

Table 4-9: Simulation Directory

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;project_dir&gt;/&lt;component_name&gt;/simulation</td>
<td></td>
</tr>
<tr>
<td>demo_tb.v[hd]</td>
<td>VHDL or Verilog demonstration test bench for the GEMAC core.</td>
</tr>
</tbody>
</table>
simulation/functional

The functional directory contains functional simulation scripts provided with the core.

Table 4-10: Functional Directory

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;project_dir&gt;/&lt;component_name&gt;/simulation/functional</td>
<td>ModelSim macro file that compiles the example design sources and the structural simulation model, then runs the functional simulation to completion.</td>
</tr>
<tr>
<td>simulate_mti.do</td>
<td>ModelSim macro file that opens a wave window and adds interesting signals to it. It is called by the simulate_mti.do macro file.</td>
</tr>
<tr>
<td>wave_mti.do</td>
<td>Linux shell script that compiles the example design sources and the structural simulation model then runs the functional simulation to completion using Cadence IUS.</td>
</tr>
<tr>
<td>simulate_ncsim.sh</td>
<td>IUS macro file that opens a wave window and adds interesting signals to it. It is used by the simulate_ncsim.sh script.</td>
</tr>
<tr>
<td>simulate_vcs.sh</td>
<td>VCS script file that compiles the Verilog sources and runs the functional simulation to completion.</td>
</tr>
<tr>
<td>vcs_commands.key</td>
<td>This file is sourced by VCS at the start of simulation: it configures the simulator.</td>
</tr>
<tr>
<td>vcs_session.tcl</td>
<td>VCS macro file that opens a wave window and adds signals of interest to it. It is called by the simulate_vcs.sh script file.</td>
</tr>
</tbody>
</table>
**simulation/timing**

The timing directory contains timing simulation scripts provided with the core.

**Table 4-11: Timing Directory**

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>simulate_mti.do</td>
<td>ModelSim macro file that compiles the VHDL gate-level model of the example design and demo test bench, then runs the timing simulation to completion.</td>
</tr>
<tr>
<td>wave_mti.do</td>
<td>ModelSim macro file that opens a wave window and adds interesting signals to it. It is called by the simulate_mti.do macro file.</td>
</tr>
<tr>
<td>simulate_ncsim.sh</td>
<td>Linux shell script that compiles the example design sources and the VHDL gate-level model, then runs the timing simulation to completion using Cadence IUS.</td>
</tr>
<tr>
<td>wave_ncsim.sv</td>
<td>IUS macro file that opens a wave window and adds interesting signals to it. It is used by the simulate_ncsim.sh script.</td>
</tr>
<tr>
<td>simulate_vcs.sh</td>
<td>VCS script file that compiles the Verilog sources and runs the timing simulation to completion.</td>
</tr>
<tr>
<td>vcs_commands.key</td>
<td>This file is sourced by VCS at the start of simulation: it configures the simulator.</td>
</tr>
<tr>
<td>vcs_session.tcl</td>
<td>VCS macro file that opens a wave window and adds signals of interest to it. It is called by the simulate_vcs.sh script file</td>
</tr>
</tbody>
</table>
Implementation and Test Scripts

Implementation Scripts for Timing Simulation

When CORE Generator has been run with a Full-system Evaluation License or a Full License an implement script is generated in the
<project_dir>/<component_name>/implement directory. The implementation script is either a shell script or batch file that processes the example design through the Xilinx tool flow.

Linux

<project_dir>/<component_name>/implement/implement.sh

Windows

<project_dir>/<component_name>/implement/implement.bat

The implement script performs the following steps:
1. The HDL example design is synthesised using XST.
2. Ngdbuild is run to consolidate the core netlist and the HDL example netlist into the NGD file containing the entire design.
3. The design is mapped to the target technology.
4. The design is placed-and-routed on the target device.
5. Static timing analysis is performed on the routed design using trce.
6. A bitstream is generated.
7. Netgen runs on the routed design to generate VHDL or Verilog gate-level models and timing information in the form of SDF files.

The Xilinx tool flow generates several output and report files. These files are saved in the following directory, created by the implement script:

<project_dir>/<component_name>/implement/results

Test Scripts For Functional Simulation

The functional simulation flow is available no matter which license type has been used by CORE Generator. The test script that automates the simulation of the test bench is located at:

Mentor ModelSim

<project_dir>/<component_name>/simulation/functional/simulate_mti.do

Cadence IUS

<project_dir>/<component_name>/simulation/functional/simulate_ncsim.sh

Synopsys VCS

<project_dir>/<component_name>/simulation/functional/simulate_vcs.sh
The test script performs the following tasks:

1. Compiles the structural simulation model of the core.
2. Compiles the example design files.
3. Compiles the demonstration test bench.
4. Starts a simulation of the test bench with no timing information.
5. Opens a Wave window and adds some signals of interest.
6. Runs the simulation to completion.

Test Scripts For Timing Simulation

When the CORE Generator has been run with a Full System Hardware Evaluation license or Full license, a test script for running timing simulation is generated. The test script that automates the simulation of the test bench is located at:

**Mentor ModelSim**

<project_dir>/<component_name>/simulation/timing/simulate_mti.do

**Cadence IUS**

<project_dir>/<component_name>/simulation/timing/simulate_ncsim.sh

**Synopsys VCS**

<project_dir>/<component_name>/simulation/timing/simulate_vcs.sh

The test script performs the following tasks:

1. Compiles the gate-level model of the example design.
2. Compiles the demonstration test bench.
3. Starts a simulation of the test bench using timing information.
4. Opens a Wave window and adds some signals of interest.
5. Runs the simulation to completion.
Example Design

HDL Example Design

Figure 4-1 illustrates the top-level design for the GEMAC core example design.

The top-level example design for the GEMAC is described in the following files:

VHDL

<project_dir>/<component_name>/example_design/
<component_name>_example_design.vhd

Verilog

<project_dir>/<component_name>/example_design/
<component_name>_example_design.v

The HDL example design contains the following:

- An instance of the GEMAC core
- Clock management logic, including DCM, DCM reset circuitry, and Global Clock Buffer instances, where required
- GMII or RGMII interface logic, including IOB and DDR registers instances, where required
- Client Transmit and Receive FIFOs with a LocalLink interface
- Client LocalLink loopback module that performs address swapping
The HDL example design provides client loopback functionality on the client side of the GEMAC core and connects the GMII/RGMII interface to external IOBs. This allows the functionality of the core to be demonstrated either using a simulation package, as discussed in this guide, or in hardware, if placed on a suitable board.

10M/100M/1G Ethernet FIFO

The 10 Mbps/100 Mbps/1 Gbps Ethernet FIFO is described in the following files:

VHDL

```
<project_dir>/example_design/fifo/ten_100_1g_eth_fifo.vhd
<project_dir>/example_design/fifo/tx_client_fifo.vhd
<project_dir>/example_design/fifo/rx_client_fifo.vhd
```

Verilog

```
<project_dir>/example_design/fifo/ten_100_1g_eth_fifo.v
<project_dir>/example_design/fifo/tx_client_fifo.v
<project_dir>/example_design/fifo/rx_client_fifo.v
```

For a full description of the 10 Mbps/100 Mbps/1 Gbps Ethernet FIFO, see Appendix A, “Using the Client Side FIFO” in the 1-Gigabit Ethernet MAC User Guide.

See also direct.xilinx.com/bvdocs/appnotes/xapp691.pdf for a detailed description of the LocalLink interface.

The 10 Mbps/100 Mbps/1 Gbps Ethernet FIFO contains an instance of `tx_client_fifo` to connect to the MAC client side transmitter interface, and an instance of the `rx_client_fifo` to connect to the MAC client receiver interface, via the address swap module. Both transmit and receive FIFO components implement a LocalLink user interface, through which the frame data can be read/written. Figure 4-2 illustrates a straightforward frame transfer across a LocalLink interface.

![Figure 4-2: Frame Transfer across LocalLink Interface](image)

**rx_client_fifo**

The `rx_client_fifo` is built around two Dual Port block RAMs, providing a total memory capacity of 4096 bytes. The receive FIFO will write in data received through the MAC. If the frame is marked as good by the MAC, that frame will then be presented on the LocalLink interface for reading by you, (in this case the `tx_client_fifo` module). If the frame is marked as bad, that frame will be dropped by the FIFO.

If the receive FIFO memory overflows, the frame currently being received is dropped, regardless of whether it is a good or bad frame, and the signal `rx_overflow` is asserted.
Situations in which the memory may overflow are:

- The FIFO may overflow if the receiver clock is running at a faster rate than the transmitter clock or if the interpacket gap between the received frames is smaller than the interpacket gap between the transmitted frames. If this is the case the tx FIFO will not be able to read data from the rx FIFO as fast as it is being received.
- The FIFO size of 4096 bytes limits the size of the frames that it can store without error. If a frame is larger than 4000 bytes then the FIFO may overflow and data will be lost. It is therefore recommended that the example design is not used with the GEMAC in jumbo frame mode for frames of larger than 4000 bytes.

**tx_client_fifo**

The `tx_client_fifo` is built around two Dual Port block RAMs, providing a total memory capacity of 4096 bytes.

When a full frame has been written into the transmit FIFO, the FIFO presents data to the MAC transmitter. On receiving the `tx_ack` signal from the MAC, the rest of the frame is transmitted to the MAC.

If the FIFO memory fills up, the `dst_rdy_out_n` signal is used to stop the LocalLink interface from writing further data until space becomes available in the FIFO. If the FIFO memory fills up but no full frames are available for transmission (for example, if a frame larger than 4000 bytes is written into the FIFO), the FIFO asserts the `tx_overflow` signal and continues to accept the rest of the frame. The overflow frame is then dropped by the FIFO, ensuring that the LocalLink interface does not lock up.

**VHDL**

The generic `FULL_DUPLEX_ONLY` is provided to allow removal of logic and performance constraints necessary only in half-duplex operation; that is, when the FIFO is used with the Tri-Mode Ethernet MAC (TEMAC) core. This generic can always be set to `true` when the FIFO is used with the GEMAC.

**Verilog**

The compiler directive `FULL_DUPLEX_ONLY` is defined to allow removal of logic and performance constraints necessary only in half-duplex operation; that is, when the FIFO is used with the Tri-Mode Ethernet MAC (TEMAC) core. This directive can always be defined when the FIFO is used with the GEMAC.
Address Swap Module

The address swap module is described in the following files:

**VHDL**

<project_dir>/<component_name>/example_design/address_swap_module.vhd

**Verilog**

<project_dir>/<component_name>/example_design/address_swap_module.v

The address swap module takes frame data from the GEMAC receiver client interface. As illustrated in Figure 4-3, the module swaps the destination address (DA) and source address (SA) of each frame, which ensures that the outgoing frame destination address matches the source address of the link partner. The module transmits the frame control signals with an equal latency to the frame data.

---

**Figure 4-3: Modification of Frame Data by Address Swap Module**

The address swap module takes frame data from the GEMAC receiver client interface. As illustrated in Figure 4-3, the module swaps the destination address (DA) and source address (SA) of each frame, which ensures that the outgoing frame destination address matches the source address of the link partner. The module transmits the frame control signals with an equal latency to the frame data.
Demonstration Test Bench

Test Bench Functionality

The demonstration test bench is described in the following files:

**VHDL**

```
<project_dir>/</component_name>/simulation/demo_tb.vhd
```

**Verilog**

```
<project_dir>/</component_name>/simulation/demo_tb.v
```

The demonstration test bench is a simple VHDL or Verilog program to exercise the example design and the core itself.

The test bench consists of the following:

- Clock generators
- A stimulus block that connects to the GMII/ RGMII receiver interface of the example design
- A monitor block to check data returned through the GMII/RGMII transmitter interface
- A management block to exercise the Management Interface, if selected
- A control mechanism to manage the interaction of management, stimulus and monitor blocks
Core with Management Interface

The demonstration test bench performs the following tasks:

1. Input clock signals are generated.
2. A reset is applied to the example design.
3. The GEMAC core is configured through the Management Interface, setting up the MDC clock frequency, disabling flow control, and if the Address Filter is selected, writing to the Unicast Address registers and enabling the Address Filter.
4. The stimulus block pushes four frames into the GMII/RGMII receiver interface:
   + The first frame is a minimum length frame
   + The second frame is a type frame
   + The third frame is an errored frame
   + The fourth frame is a padded frame
5. The frames received at the GMII/RGMII transmitter interface are checked against the stimulus frames to ensure data is the same. The monitor process takes into account the source/destination address field and FCS modifications resulting from the address swap module.

Core with No Management Interface

Because no Management Interface is present, the configuration of the GEMAC core is controlled by hard wiring of the configuration vector to required logic levels. See the 1-Gigabit Ethernet MAC User Guide for more information about the configuration vector.

The demonstration test bench performs the following tasks:

1. Input clock signals are generated
2. A reset is applied to the example design
3. The stimulus block pushes four frames into the GMII/RGMII receiver interface:
   + The first frame is a minimum length frame
   + The second frame is a type frame
   + The third frame is an errored frame
   + The fourth frame is a padded frame
4. The frames received at the GMII/RGMII transmitter interface are checked against the stimulus frames to ensure data is the same. The monitor process takes into account the source/destination address field and FCS modifications resulting from the address swap module.
Changing the Test Bench

Changing Frame Data

You can change the contents of the frame data passed into the GEMAC receiver by changing the data fields for each frame defined in the test bench. The test bench will automatically calculate the new FCS field to pass into the GEMAC, as well as calculating the new expected FCS value.

Further frames can be added by defining a new frame of data. Care should be taken to update the expected statistics values if the statistics option has been chosen.

Changing Frame Error Status

Errors can be inserted into any of the predefined frames in the following way:

- A `gmii_rx_er` signal can be asserted by changing the error field to ‘1’ in any column of that frame.

When an error is introduced into a frame, the bad frame field for that frame must be set to disable the monitor checking for that frame. If statistics option has been chosen, the expected statistics values also need to be modified accordingly.

The error currently written into the third frame can be removed by setting all error fields for the frame to ‘0’ and unsetting the bad frame field.

Changing the GEMAC Configuration

The configuration of the GEMAC used in the demonstration test bench can be altered.

**Caution!** Certain configurations of the GEMAC cause the test bench to result in failure or to cause processes to run indefinitely. You must determine the configurations that can safely be used with the test bench.

If the Management Interface option is selected, the GEMAC can be reconfigured by adding further steps in the test bench management process to write new configurations to the GEMAC. See the *1-Gigabit Ethernet MAC User Guide* for more information about the Management Interface.

If the Management Interface option is not selected, the GEMAC can be reconfigured by modifying the configuration vector directly. See the *1-Gigabit Ethernet MAC User Guide* for information about the configuration vector.