In-System IBERT v1.0

LogiCORE IP Product Guide

Vivado Design Suite

PG246 October 4, 2017
# Table of Contents

**IP Facts**

**Chapter 1: Overview**

- Feature Summary .......................................................... 5
- Applications ................................................................. 6
- Licensing and Ordering ................................................... 6

**Chapter 2: Product Specification**

- Performance ............................................................... 7
- Resource Utilization ..................................................... 7
- Port Descriptions ......................................................... 8

**Chapter 3: Designing with the Core**

- General Design Guidelines ............................................ 11
- Clocking ................................................................. 12
- Resets ................................................................. 12

**Chapter 4: Design Flow Steps**

- Customizing and Generating the Core .............................. 13
- Constraining the Core .................................................. 16
- Simulation .............................................................. 17
- Synthesis and Implementation ..................................... 17

**Chapter 5: Example Design**

- Purpose of the Example Design .................................... 21

**Appendix A: Additional Information**

**Appendix B: Upgrading**

**Appendix C: Debugging**

- Finding Help on Xilinx.com ........................................... 37
- Debug Tools ............................................................. 38
Appendix D: Additional Resources and Legal Notices

Xilinx Resources .................................................................................................................. 40
Documentation Navigator and Design Hubs ................................................................. 40
References ........................................................................................................................... 40
Revision History .................................................................................................................. 41
Please Read: Important Legal Notices ........................................................................... 41
Introduction

The LogiCORE In-System IBERT IP enables 2D eye scans of Ultrascale™/Ultrascale+™ transceivers to be performed in Vivado Serial I/O Analyzer tool. It utilizes data from the user design to plot the eye scans of transceivers in real-time while they interact with the rest of the system. This IP can be integrated with the user logic in the design or Xilinx transceiver-based IPs such as GT Wizard, Aurora, etc. This document details the IP functionality and different ways for adding it to the user design.

Features

- Provides a communication path to the Vivado® Serial I/O Analyzer feature.
- Utilizes data from user design to scan and measure the eye.
- Provides access to DRP and selected Transceiver ports.
- Requires a system clock that can be sourced from a pin or one of the enabled transceivers.

<table>
<thead>
<tr>
<th>LogiCORE IP Facts Table</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Core Specifics</strong></td>
</tr>
<tr>
<td>Supported Device Family(1)</td>
</tr>
<tr>
<td>Supported User Interfaces</td>
</tr>
<tr>
<td>Resources</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Provided with Core</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design Files</td>
</tr>
<tr>
<td>Example Design</td>
</tr>
<tr>
<td>Test Bench</td>
</tr>
<tr>
<td>Constraints File</td>
</tr>
<tr>
<td>Simulation Model</td>
</tr>
<tr>
<td>Supported S/W Driver</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Tested Design Flows(2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design Entry</td>
</tr>
<tr>
<td>Simulation</td>
</tr>
<tr>
<td>Synthesis</td>
</tr>
</tbody>
</table>

Support

Provided by Xilinx at the Xilinx Support web page

Notes:
1. For a complete list of supported devices, see the Vivado IP catalog.
2. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.
Overview

The In-System IBERT (ISI) core provides RX margin analysis through eye scan plots on the RX data of transceivers in UltraScale™ and UltraScale+™ devices. The core is parameterizable to use different types of transceivers (GTH or GTY), and select targeted transceiver channels.

The configuration and tuning of the GTH/GTY transceivers is accessible though logic which communicates with the Dynamic Reconfiguration Port (DRP) of the transceivers, to change attribute settings, as well as registers that control the values on the following ports: rxrate, rxlpmen,txdiffctrl, txpostcursor and txprecursor.

At runtime, the Vivado® Serial I/O Analyzer communicates with the core through JTAG, using the Xilinx cables and proprietary logic that is part of the core.

Feature Summary

The core is designed to plot eye scans by accessing PMA attributes and ports. The PMA features of the GTH/GTY transceivers are supported and controllable, including:

- TX pre-emphasis and post-emphasis
- TX differential swing
- RX equalization

Some of the physical coding sublayer (PCS) features offered by the transceiver are outside the scope of ISI, including:

- Clock correction
- Channel bonding
- 8B/10B, 64B/66B, or 64B/67B encoding
- TX or RX buffer bypass
**DRP and Port Access**

GT attributes can be changed via the DRP interface logic of the IP. This allows the runtime software to monitor and change any attribute of the GTH/GTY transceivers.

In addition, you can optionally change the values of `rxrate`, `rxlpmen`, `txdiffctrl`, `txpostcursor` and `txprecursor` ports of transceivers via registers inside the IP which are connected to these optional ports. Both DRP and optional ports are accessible at runtime using the Vivado Serial I/O Analyzer.

---

**Applications**

The core is designed to be used in any applications which require eye scan and sweep functionality for UltraScale/ UltraScale+ GTH/GTY transceivers.

---

**Licensing and Ordering**

This Xilinx® LogiCORE™ IP module is provided at no additional cost with the Xilinx Vivado Design Suite tool under the terms of the Xilinx End User License.

Information about this and other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.
Product Specification

Performance

The In System IBERT (ISI) core is the supported method for plotting 2D eye scans and sweep tests using one or more serial transceivers in a Xilinx® UltraScale™ or UltraScale+™ device. In addition to eye scan plot and sweep, this core also provides access to DRP ports and selected transceiver ports. These concepts, as well as technical specifications, are described in this chapter.

Maximum Frequencies

The core can operate at the maximum user clock frequencies for the FPGA logic width/speed grade selected. The maximum system clock rate is 250 MHz.

Resource Utilization

Table 2-1 provides information on resource utilization for the ISI core.

<table>
<thead>
<tr>
<th>Configuration</th>
<th>LUTs</th>
<th>FFs</th>
<th>Carry8 F7</th>
<th>MUX</th>
<th>BRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>One Channel enabled</td>
<td>1013</td>
<td>1111</td>
<td>11</td>
<td>32</td>
<td>17</td>
</tr>
</tbody>
</table>
## Port Descriptions

The core ports are shown in Table 2-2.

### Table 2-2: ISI I/O Signals

<table>
<thead>
<tr>
<th>Sr No.</th>
<th>Name</th>
<th>I/F</th>
<th>I/O</th>
<th>Width</th>
<th>Clk Domain</th>
<th>Optional</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>gt&lt;n&gt;_drpaddr_o</td>
<td>O</td>
<td></td>
<td>GTHE3:9, GTYE3, GTHE4, GTYE4:10</td>
<td>Clk</td>
<td>No</td>
<td>Should be connected to DRPADDR on transceiver channel primitives</td>
</tr>
<tr>
<td>2</td>
<td>gt&lt;n&gt;_drpen_o</td>
<td>O</td>
<td>1</td>
<td>Clk</td>
<td>No</td>
<td></td>
<td>Should be connected to DRPEN on transceiver channel primitives</td>
</tr>
<tr>
<td>3</td>
<td>gt&lt;n&gt;_drpdi_o</td>
<td>O</td>
<td>16</td>
<td>Clk</td>
<td>No</td>
<td></td>
<td>Should be connected to DRPDI on transceiver channel primitives</td>
</tr>
<tr>
<td>4</td>
<td>gt&lt;n&gt;_drpwe_o</td>
<td>O</td>
<td>1</td>
<td>Clk</td>
<td>No</td>
<td></td>
<td>Should be connected to DRPWE on transceiver channel primitives</td>
</tr>
<tr>
<td>5</td>
<td>gt&lt;n&gt;_drpdo_i</td>
<td>I</td>
<td>16</td>
<td>Clk</td>
<td>No</td>
<td></td>
<td>Should be connected to DRPDO on transceiver channel primitives</td>
</tr>
<tr>
<td>6</td>
<td>gt&lt;n&gt;_drprdy_i</td>
<td>I</td>
<td>1</td>
<td>Clk</td>
<td>No</td>
<td></td>
<td>Should be connected to DRPRDY on transceiver channel primitives</td>
</tr>
<tr>
<td>7</td>
<td>drpclk_o</td>
<td>None</td>
<td></td>
<td>1×Num channels</td>
<td>N/A</td>
<td>No</td>
<td>This can be used as the DRPCLK input to transceiver if required. If source for 'clk' port of in_system_ibert and DRPCLK port of GT is the same, then no need to connect this port to DRPCLK of GT channel.</td>
</tr>
<tr>
<td>8</td>
<td>eyescanreset_o</td>
<td>None</td>
<td></td>
<td>1×Num channels</td>
<td>Clk</td>
<td>No</td>
<td>Should be connected to EYESCANRESET on transceiver channel primitives</td>
</tr>
<tr>
<td>9</td>
<td>rxrate_o</td>
<td>None</td>
<td></td>
<td>3×Num channels</td>
<td>rxoutclk_i</td>
<td>No</td>
<td>Should be connected to RXRATE on transceiver channel primitives</td>
</tr>
</tbody>
</table>
### Table 2-2: ISI I/O Signals (Cont’d)

<table>
<thead>
<tr>
<th>Sr No.</th>
<th>Name</th>
<th>I/F</th>
<th>I/O</th>
<th>Width</th>
<th>Clk Domain</th>
<th>Optional</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>txdiffctrl_o</td>
<td>None</td>
<td>O</td>
<td>GTHE3: 4×Num channels, GTYE3, GTHE4, GTYE4: 5×Num channels</td>
<td>Clk</td>
<td>No</td>
<td>Should be connected to TXDIFCTRL on transceiver channel primitives</td>
</tr>
<tr>
<td>11</td>
<td>txprecursor_o</td>
<td>None</td>
<td>O</td>
<td>5×Num channels</td>
<td>Clk</td>
<td>No</td>
<td>Should be connected to TXPRECURSOR on transceiver channel primitives</td>
</tr>
<tr>
<td>12</td>
<td>txpostcursor_o</td>
<td>None</td>
<td>O</td>
<td>5×Num channels</td>
<td>Clk</td>
<td>No</td>
<td>Should be connected to TXPPOSTCURSOR on transceiver channel primitives</td>
</tr>
<tr>
<td>13</td>
<td>rxlpmen_o</td>
<td>None</td>
<td>O</td>
<td>1×Num channels</td>
<td>rxoutclk_i</td>
<td>No</td>
<td>Should be connected to RXLPMMEN on transceiver channel primitives</td>
</tr>
<tr>
<td>14</td>
<td>clk</td>
<td>None</td>
<td>I</td>
<td>1</td>
<td>N/A</td>
<td>No</td>
<td>System clock. Same clock is given as drpclk_o</td>
</tr>
<tr>
<td>15</td>
<td>rxoutclk_i</td>
<td>None</td>
<td>I</td>
<td>1×Num channels</td>
<td>N/A</td>
<td>No</td>
<td>Connect RXUSRCLK2 i.e RXOUTCLK of transceiver channel. This clock is used for synchronization. If RXUSRCLK2/RXOUTCLK is not available at interface then connect common user clock or txusrclk or DRP clock.</td>
</tr>
<tr>
<td>16</td>
<td>drpclk_i</td>
<td>None</td>
<td>I</td>
<td>1×Num channels</td>
<td>N/A</td>
<td>Yes</td>
<td>Connect clock required to drive DRP transaction or clock connected to DRPCLK port of GT. This clock is used for synchronizing DRP transactions from ISI to GT if same clock is not connected to 'clk' port of ISI and DRPCLK port of GT. This port is required in applications where multiple GTs are running at different DRPCLK clock speeds and have a single ISI instance.</td>
</tr>
</tbody>
</table>
### Table 2-2: ISI I/O Signals (Cont’d)

<table>
<thead>
<tr>
<th>Sr No.</th>
<th>Name</th>
<th>I/F</th>
<th>I/O Width</th>
<th>Clk Domain</th>
<th>Optional</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>17</td>
<td>rxrate_i</td>
<td>None</td>
<td>3×Num channels</td>
<td>rxoutclk_i</td>
<td>Yes</td>
<td>User accessible port. connected to RXRATE on transceiver channel primitives</td>
</tr>
<tr>
<td>18</td>
<td>txdiffctrl_i</td>
<td>None</td>
<td>GTHE3: 4×Num channels</td>
<td>GTHE3, GTHE4, GTYE4: 5×Num channels</td>
<td>Clk</td>
<td>User accessible port. connected to TXDIFFCTRL on transceiver channel primitives</td>
</tr>
<tr>
<td>19</td>
<td>txprecursor_i</td>
<td>None</td>
<td>5×Num channels</td>
<td>Clk</td>
<td>Yes</td>
<td>User accessible port. connected to TXPRECURSOR on transceiver channel primitives</td>
</tr>
<tr>
<td>20</td>
<td>txpostcursor_i</td>
<td>None</td>
<td>5×Num channels</td>
<td>Clk</td>
<td>Yes</td>
<td>User accessible port. connected to TXPOSTCURSOR on transceiver channel primitives</td>
</tr>
<tr>
<td>21</td>
<td>rxlpmen_i</td>
<td>None</td>
<td>1×Num channels</td>
<td>rxoutclk_i</td>
<td>Yes</td>
<td>User accessible port. connected to RXLPmen on transceiver channel primitives</td>
</tr>
</tbody>
</table>
Chapter 3

Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

General Design Guidelines

GT Type selection

Since the ISI core supports both GTH and GTY transceivers, you can select the GT type based on the availability of transceiver type in the selected device.

GTY Transceiver Naming Style

There are two naming conventions for the GTY transceiver, based on the location in the serial transceiver tile in the device:

- **XmYn** - where m and n indicate the X,Y coordinates of the serial transceiver location.
- **m_n** - where m and n indicate serial Transceiver number and the associated Quad number respectively.

Serial Transceiver Location

Ports and DRP interfaces are determined by the total number of serial transceivers selected.

Based on the total number of serial transceivers selected, you provide the specific location of each serial transceiver that you intend to use. The region shown in the panel indicates the location of serial transceivers in the tile.

The ISI core has no transceiver location constraints, nor are any attributes updated for selected transceivers. The selected transceiver information is only used to create an ISI template and group/display the selected transceiver in the Serial IO analyzer after downloading the bit file.
Clocking

System Clock

The ISI core requires a free-running system clock for communication and clocking of other logic that is included in the core. This clock can be selected at generation time to originate from an FPGA pin, or from a dedicated REFCLK input of one of the GTH/GTY transceivers. For the core to operate properly, this system clock source must remain operational and stable when the FPGA is configured with the ISI core design. This system clock is connected to the clk port of the ISI and has a maximum frequency of 250 MHz.

The system clock is used for core communication and as a reference for system measurements. Therefore, the clock source selected must remain operational and stable when using the ISI core.

Receiver Clock

This clock is used to synchronize the rxrate value. RXUSRCLK2 should be connected to the rxoutclk_i port of the ISI instance.

DRP Clock

The DRP clock is an optional input clock for ISI which is connected to the drpclk_i port. The clock is a vectored port, and its width depends on the number of channels/lanes selected. The DRP clock is used to synchronize all DRP transaction in the DRP clock domain inside the ISI before it is sent over the transceiver.

The clock is required when the design or application has multiple transceivers using different DRP clocks (connected to DRPCLK port of GT). In this case, each DRP clock source should be connected to the drpclk_i [*:0] port. In ISI, all the required data or drive values are generated on the system clock (clk) and then synchronized with their respective DRP clocks and sent to the corresponding GT.

Resets

The ISI cores uses the EYESCANRESET port of the transceiver. This port is user accessible and can be set through the Serial IO Analyzer tool or the TCL command.
Chapter 4

Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) [Ref 2]
- Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 3]
- Vivado Design Suite User Guide: Getting Started (UG910) [Ref 4]

Customizing and Generating the Core

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

1. Select the IP from the Vivado IP catalog.
2. Double-click the selected IP or select the Customize IP command from the toolbar or right-click menu.

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 3] and the Vivado Design Suite User Guide: Getting Started (UG910) [Ref 4].

Note: Figures in this chapter are illustrations of the Vivado IDE. The layout depicted here might vary from the current version.

The ISI core can be found in /Debug & Verification/Debug/ in the Vivado IP catalog.

To access the core name, perform the following:

1. Open a project by selecting File then Open Project or create a new project by selecting File then New Project.
2. Open the IP catalog and navigate to any of the taxonomies.
3. Double-click In-System IBERT to bring up the Customize IP dialog box.
Entering the Component Name

The Component Name field can consist of any combination of alphanumeric characters including the underscore symbol. However, the underscore symbol cannot be the first character in the component name.

Figure 4-1 to Figure 4-3 show the In-System IBERT Customize IP dialog boxes with information about customizing ports.

The ISI IP Parameters are organized into three tabs, Basic, Physical Resources and Summary. These are described below.

Basic Tab

The basic tab (Figure 4-1) provides the basic configuration options available.

Component Name - The name of the generated IP is set in the Component Name field. The default name is in_system_ibert_0. This must be set to a name that is unique within your project.

Show Disabled Ports - The IP symbol is shown on the left-hand side of the Customize IP dialog box, and displays only enabled ports by default. It organizes input ports on the left-hand side of the symbol and output ports on the right-hand side. The IP symbol is updated as you make customization choices and use the optional ports enablement interface.

GT Type - Select the type of serial transceiver to configure. Available choices are limited to the transceiver types present within the selected device.

Add Optional Input Ports - The optional ports listed in Table 2-2 will be added or enabled if this check box is selected. Default value is false i.e., optional ports are disabled.
Physical Resources Tab

The Physical Resources Tab is shown in Figure 4-2. When customizing options on this tab, it is important to understand that choices you make here affect generated HDL and constraints. Select the options that are appropriate for your project and system. See the UltraScale Architecture GTH Transceivers User Guide ([Ref 9]), for details on transceiver Quad architecture. Select the targeted transceiver by selecting the appropriate check box.

![Physical Resources Tab](image)

**Figure 4-2: Physical Resources Tab**

**Note:** The transceiver coordinates and numbers mentioned on this page are derived from device architecture which helps you to select the required transceiver channel. This information is used to group transceivers of same number and show in the Serial Input Output (SIO) analyzer GUI after downloading bit file on hardware. The ISI is not responsible for generating lock constraints for any channel.
Summary Tab

Review the settings chosen in the Summary page (Figure 4-3). If they are satisfactory, click OK to generate the ISI core.

Output Generation

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 3].

Constraining the Core

This section contains information about constraining the core in the Vivado Design Suite.

Required Constraints

This ISI core does not have any location or timing constraints.

The clk port of the core is constrained to 100 MHz by default. However, it will be overwritten by the clock constraint of the system clock connected to the clk port as defined in the user design. No other clock constraint is required for the clk port of ISI core.

Device, Package, and Speed Grade Selections

This section is not applicable for this IP core.
Chapter 4: Design Flow Steps

Clock Frequencies
This section is not applicable for this IP core.

Clock Management
This section is not applicable for this IP core.

Clock Placement
This section is not applicable for this IP core.

Banking
This section is not applicable for this IP core.

Transceiver Placement
This section is not applicable for this IP core.

I/O Standard and Placement
This section is not applicable for this IP core.

Simulation
The ISI core does not support simulation.

Synthesis and Implementation
For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 3].

Interacting with Tcl Commands
After the design is loaded into the device, a set of `hw_sio` commands interact with the ISI Core for UltraScale+ Architecture GTH/GTY Transceivers. Refer to *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [Ref 5] for more details on Tcl commands.
Viewing Eye scan

1. Start **hw_server** on machine connected to targeted board.
2. From Vivado, connect to **hw_server** and program the bit file.
3. After programming the bit file successfully, you will see the ISI (IBERT) core detected as shown in Figure 4-4.

4. Ensure the link is up for the transceiver. If the link is down, the eye scan plot will fail. In gtwizard design, the VIO core is used to show link status which should be high.
5. Create links using the **Create Links** option on the SIO analyzer as shown in Figure 4-5.

**Note:** Link Auto-Detection is not supported. ISI does not have the link detection signal or RX/TX patterns required for auto-detecting links, Vivado is therefore unable to auto-detect any links with the ISI RX and TX.

6. Right click on link and select **Create Scan**. The **Create Scan** dialog displays as shown in Figure 4-6.
7. Select the required configuration, or use the default configuration and click **OK**. The eye scan plot will display similarly to that shown in Figure 4-7.

*Figure 4-7: Eye Scan Plot*
Example Design

This chapter contains information about the example design provided in the Vivado® Design Suite.

Purpose of the Example Design

Note: The ISI core does not have its own example design, this is delivered through the GT Wizard example design.

The GT Wizard IP should be customized as per the steps mentioned in Design Flow Steps in UltraScale FPGAs Transceivers Wizard LogiCORE IP Product Guide [Ref 1], up to the point Structural Options tab. In the Structural Options tab, set the ‘Enable In-System IBERT core’ field to Yes (Include in Example Design).

After you have customized and generated a core instance, right-click the generated core and select Open IP Example Design in the Vivado IDE. A separate Vivado project opens with the GT Wizard example design as the top-level module. The example design instantiates the customized core. The recommended and supported flow is to use the example design as-is (without modifications) outside the Vivado IDE.

The purpose of the GT Wizard with the ISI core instance example design is to:

• Provide a quick demonstration of the customized core instance operating in hardware through the use of a link status indicator based on PRBS generators and checkers which are part of the GT Wizard core and generated during IP generation.

• Provide a way to perform eye scans on received data and analyze RX margins.

• Provides sweep tests in which you can select the ranges for transceiver TX/RX attributes and port values.

The GT Wizard example design with ISI is synthesizable, so it can be used to check for data integrity and hardware links, either through loopback or connection to a suitable link partner. All key status signals, driving basic control signals, and hardware I/O interaction can be done using the Serial I/O Analyzer from the Vivado Hardware Manager after downloading the example design generated bit file.
Use Cases

In-System IBERT IP can be easily used with Xilinx GT-based IPs that provide the required ports for connectivity to ISI. The general flow for using ISI is as follows:

1. Configure and generate an instance of In-System IBERT IP (select GT type and target GTs).
2. Configure and generate the IP to be used with ISI with its additional transceiver debug ports enabled.
3. Instantiate the ISI and IP in the design and make necessary port connections.

The above steps are shown in detail for the following use case examples:

- ISI with Single Aurora IP with 2 GTs in RTL flow.
- ISI with Two Aurora IPs, each with 1 GT in IPI flow.

**Use Case 1: ISI with Single Aurora IP with 2 GTs in RTL flow**

1. Create the AURORA8B10 IP:
   a. Create the `aurora8b10b` IP for two lanes as per PG067 AXI Chip2Chip v4.2 LogiCORE IP Product Guide [Ref 10].
   b. Select/enable the **Additional transceiver control and status ports** checkbox from the **Core Options** tab in the GUI. This will display all transceiver debug ports required for the ISI to connect to.

   **Note:**
   1. DRP ports are shown at the top for accessibility.
   2. Selecting **Vivado Lab Tools** on the **Core Options** page will not add In-System IBERT to the aurora IP; it will just add ILA & VIO cores.
   c. Generate the output products and open the example design on the generated IP. This will open a separate Vivado window.
   d. In this example design, the Vivado terminal creates the ISI core from the IP Catalog - select same transceiver which was selected in aurora core.
   e. Open the aurora example top level Verilog file to edit and add the ISI core generated in the above step.
   f. Copy the instantiation template of the ISI core generated by the tool and instantiate it in the aurora example top Verilog file. Refer below for instantiation (ISI core without optional input port):

   ```verilog
   in_system_ibert_0 aurora_8b10b_isi_inst (  
       .drpclk_o(drpclk_o),  
       .gt0_drpen_o(den_in_i),  
   ```
Comment the below ports assignments:

```verilog
//assign  daddr_in_i = 9'h0;
//assign  den_in_i = 1'b0;
//assign  di_in_i = 16'h0;
//assign  dwe_in_i = 1'b0;
```
//assign  daddr_in_lane1_i = 9'h0;
//assign  den_in_lane1_i = 1'b0;
//assign  di_in_lane1_i = 16'h0;
//assign  dwe_in_lane1_i = 1'b0;

Declare the below wires:
wire [1 : 0] eyescanreset_o;
wire [5 : 0] rxrate_o;
wire [7 : 0] txdiffctrl_o;
wire [9 : 0] txprecursor_o;
wire [9 : 0] txpostcursor_o;
wire [1 : 0] rxlpmen_o;
wire [1 : 0] drpclk_o;

Use Case 2: ISI with Two Aurora IPs, each with 1 GT in IPI flow

Note: These steps are for the KCU105 board and the available transceivers in this device. This section only includes steps for creating the ISI core, two aurora cores and the connection between these cores. It does not cover creating the complete design along with other peripherals such as the axi_traffic_generator, Microblaze, clocking wizard, etc.

1. Create the block design.
2. Add in_system_ibert IP to the block design.
3. Select Add Optional Ports if required.
4. Re-customize the ISI IP for two channels (for example, channel X0Y12 and X0Y13 under quad227 as shown in Figure 5-1). De-select the first channel that is X0Y0 under quad224.
5. Click on the **Summary** tab of GUI and check the selected transceiver as shown in **Figure 5-2**.

![Figure 5-1: Recustomize IP](image1)

![Figure 5-2: Summary Tab](image2)
6. Click OK to generate the IP. This will add the ISI core as shown in Figure 5-3.

![ISI Core Diagram]

**Figure 5-3: ISI Core**

7. Add the aurora8b10 IP to the block design.

8. Re-customize the aurora core and use the **Core Options** tab to configure it for one channel using the parameters shown in Figure 5-4.

![Core Options Tab]

**Figure 5-4: Core Options**

9. Also in the **Core Options** tab, select the **Additional transceiver control and status ports** and **GT DRP Interface** checkboxes (this will display all the required ports for ISI core at its interface).

10. Click the **Shared Logic** tab (see Figure 5-5).
11. Select **Include Shared Logic in core**. This option is selected because two aurora IPs are being created for two transceivers in the same quad, so this allows the first core to include GT common and provides the clock for the next core.

![Shared Logic Diagram](image)

**Figure 5-5: Shared Logic**

12. Click on **OK** to generate the first aurora IP.

13. Add one more aurora IP to the block design, and open for customization.

14. Configure as shown in **Figure 5-6**.
15. Click the **Shared Logic** tab.

16. Select **Include Shared Logic in Example Design** as shown in Figure 5-7.
The Block Design has now two aurora cores and one ISI core as shown in Figure 5-8.

17. Slice the ISI output ports to enable connection to two Aurora IP cores.

For example, `eyescanreset_o` is two bits. This needs to be sliced into two single bit outputs.

To achieve this, add one slice using the settings shown in Figure 5-9 to create `eyescanreset_o[0:0]`.

Add a second slice using the settings shown in Figure 5-10 to create `eyescanreset_o[1:1]`.

Figure 5-8: Block Design showing 2xAurora cores and 1xISI core

Figure 5-9: Slice 0_0
Similarly slice for `rxrate_o`, `txdiffctrl_o`, `txprecursor_o`, `txpostcursor_o` and `rxlpmen_o` to slice the ports into two equal parts.

After adding all sliced IPs, the block design should look similar to Figure 5-11.
18. Connect the ISI and the first aurora core (aurora_8b10b_0).

   a. Connect GT0_DRP of the ISI core to GT0_DRP of the aurora_8b10b_0 core.

   b. Expand the TRANSCEIVER_DEBUG interface of aurora_8b10b_0. This interface contains the eyescanreset, rxrate, txdiffctrl, txprecursor, txpostcursor and rxlpmen transceiver ports.

   c. Connect the output of each sliced IP created with the lower bits of the ISI core to the respective ports of the aurora core.

   For example eyescanreset_o[0:0] from sliced IP eyescanreset_0 to aurora_8b10b_0 should be connected as shown in Figure 5-12.
Similarly connect \text{rxrate}_0, \text{txdiffctrl}_0, \text{txprecursor}_0, \text{txpostcursor}_0 \text{ and } \text{rxlpmen}_0 \text{ to } \text{aurora}_8\text{b}_1\text{0b}_0.

19. Connect the ISI and the second aurora core (\text{aurora}_8\text{b}_1\text{0b}_1).
   a. Connect \text{GT1}_\text{DRP} \text{ of ISI core to } \text{GT0}_\text{DRP} \text{ of } \text{aurora}_8\text{b}_1\text{0b}_1.
   b. Follow steps b and c from step 18 to create the other required connections.

20. Create the hierarchy for the sliced IP as shown in Figure 5-13.
21. Concatenate `usr_clk_out` of `aurora_8b10b_0` and connect it to the `rxoutclk_i` input port of the ISI core as shown in Figure 5-14.
Chapter 5: Example Design

22. Connect the two aurora cores’ shared logic as detailed in Table 5-1.

Table 5-1: Shared logic connections

<table>
<thead>
<tr>
<th></th>
<th>aurora_8b10b_0</th>
<th>Direction</th>
<th>aurora_8b10b_1</th>
<th>Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>user_clk_out</td>
<td>Out</td>
<td>user_clk</td>
<td>In</td>
<td></td>
</tr>
<tr>
<td>sync_clk_out</td>
<td>Out</td>
<td>sync_clk</td>
<td>In</td>
<td></td>
</tr>
<tr>
<td>sys_reset_out</td>
<td>Out</td>
<td>reset</td>
<td>In</td>
<td></td>
</tr>
<tr>
<td>gt_reset_out</td>
<td>Out</td>
<td>gt_reset_in</td>
<td>In</td>
<td></td>
</tr>
<tr>
<td>gt_refclk1_out</td>
<td>Out</td>
<td>refclk1_in</td>
<td>In</td>
<td></td>
</tr>
</tbody>
</table>

23. Make init_clk_in of aurora_8b10b_0 external. Change the frequency of this external pin to 125 and connect it to init_clk_in of aurora_8b10b_1 and clk or ISI.

24. Make the GT_DIFF_REFCLK1 port of aurora_8b10b_0 external.

This creates a system for a single ISI with two aurora IPs.

Add a traffic generator to drive USER_DATA_S_AXI_TX and RX. Add other components as required.
Additional Information

This section addresses some typical questions about In-System IBERT IP.

1. “How many instances of In-System IBERT are required for a multi-lane protocol?”

   There is only one instance of In-System IBERT required per design. In-System IBERT can work with all GTs used in the design.

2. “How many instances of In-System IBERT are required if there are multiple IPs in the design?”

   One or more depending on how many instances the user prefers.

3. “Is there any logic in rx/tx domain of GTs driven by In-System IBERT?”

   In-System IBERT has no logic in these domains, and includes synchronizers from the DRP clock domain to the TX/RX domains as necessary.

4. “Is it required to generate separate cores according to the GT type (GTH/GTY)?”

   Yes it is required to generate separate In-System IBERT cores according to the GT type.

5. “What happens if the clock connected to the 'clk or drpclk' ports of the ISI is stopped or not available for some time?”

   Creating an In-System IBERT design with an internal system clock prevents a scan being performed. When creating an eye scan, the status changes from In Progress to Incomplete. Eye scan is incomplete when the internal system clock (MGTRFCLK) is connected to clk/drpclk_i input port of In-System IBERT IP.

   You can consider using an external clock which does not exhibit this behavior. Alternatively, click on any available channel or lane available in the SIO GUI. Go to the properties window and find the MB_RESET reg under the LOGIC field. Set it to 1 and then toggle back to 0. Re-run eye scan or sweep.
Appendix B

Upgrading

This appendix is not applicable for the first release of the core.
Appendix C

Debugging

This appendix includes details about resources available on the Xilinx Support web page and debugging tools. In addition, this appendix provides a step-by-step debugging process to guide you through debugging the ISI for UltraScale™/UltraScale+™ GTH/GTY Transceivers core.

Finding Help on Xilinx.com

To help in the design and debug process when using the ISI for UltraScale/UltraScale+ GTH/GTY Transceivers core, the Xilinx Support web page contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

Documentation

This product guide is the main document associated with the ISI for UltraScale/UltraScale+ GTH/GTY Transceivers core. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the Downloads page. For more information about this tool and the features available, open the online help after installation.

Known Issues

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily, ensuring that users have access to the most accurate information available.

Answer Records for this core are listed below, and can also be located by using the Search Support box on the main Xilinx support web page. To maximize your search results, use proper keywords such as:

- Product name
• Tool message(s)
• Summary of the issue encountered

A filter search is available after results are returned to further target the results.

**Master Answer Records for the In-System IBERT for UltraScale/UltraScale+ GTH/GTY Transceivers Core:**

AR: 67867

AR: 69206

**Technical Support**

Xilinx provides technical support at the Xilinx Support web page for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

• Implement the solution in devices that are not defined in the documentation.
• Customize the solution beyond that allowed in the product documentation.
• Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the Xilinx Support web page.

---

**Debug Tools**

If, when performing eye scans, you see the following behaviors:

• **Open area is zero** message displays.
• Eye scan progress status is **Incomplete**.
• Eye scan progress freezes.

Perform these tests:

1. Make sure the RX Link status is high and traffic is live on the RX side of transceiver.
2. Toggle LOGIC.EYESCANRESET of the failing lane/channel.
3. Re-run eye scan after performing the above steps.
License Checkers

If the IP requires a license key, the key must be verified. The Vivado design tools have several license check points for gating licensed IP through the flow. If the license check succeeds, the IP can continue generation. Otherwise, generation halts with an error. License checkpoints are enforced by the following tools:

- Vivado synthesis
- Vivado implementation
- Bitstream generation

**IMPORTANT:** IP license level is ignored at checkpoints. The test confirms a valid license exists. It does not check IP license level.
Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Documentation Navigator and Design Hubs

Xilinx® Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado® IDE, select Help > Documentation and Tutorials.
- On Windows, select Start > All Programs > Xilinx Design Tools > DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the Design Hubs View tab.
- On the Xilinx website, see the Design Hubs page.

Note: For more information on Documentation Navigator, see the Documentation Navigator page on the Xilinx website.

References

These documents provide supplemental material useful with this product guide:

1. UltraScale FPGAs Transceivers Wizard LogiCORE IP Product Guide (PG182)
5. **Vivado Design Suite User Guide: Programming and Debugging** (UG988)
6. **ISE to Vivado Design Suite Migration Guide** (UG989)

---

### Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>10/04/2017</td>
<td>1.0</td>
<td>Updated core constraints description.</td>
</tr>
<tr>
<td>06/07/2017</td>
<td>1.0</td>
<td>AR Updated.</td>
</tr>
<tr>
<td>10/05/2016</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
</tbody>
</table>

---

### Please Read: Important Legal Notices

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

**AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD (“SAFETY DESIGN”). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2014-2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.