

Introduction

This document describes the specifications for a UART core for the On-Chip Peripheral Bus (OPB). The UART Lite is a module that attaches to the OPB.

Features

- OPB v2.0 bus interface with byte-enable support
- Supports 8-bit bus interfaces
- One transmit and one receive channel (full duplex)
- 16-character transmit FIFO and 16-character receive FIFO
- Number of databits in a character is configurable (5-8)
- Parity; can be configured for odd or even
- Configurable baud rate

UART Lite Parameters

To allow you to obtain a UART Lite that is uniquely tailored for your system, certain features can be parameterized in a UART Lite design. This allows you to configure a design that only utilizes the resources required by your system, and operates with the best possible performance. The features that can be parameterized in the Xilinx UART Lite design are shown in [Table 1](#).

LogiCORE™ Facts		
Core Specifics		
Supported Device Family	QPro™-R Virtex™-II, QPro Virtex-II, Spartan™-II, Spartan-IIe, Spartan-3, Spartan-3E, Virtex, Virtex-II, Virtex-II Pro, Virtex-4, Virtex-E	
Version of Core	opb_uartlite	v1.00b
Resources Used		
	Min	Max
Slices	N/A	N/A
LUTs	88	108
FFs	48	57
Block RAMs	0	0
Provided with Core		
Documentation	Product Specification	
Design File Formats	VHDL	
Constraints File	N/A	
Verification	N/A	
Instantiation Template	N/A	
Reference Designs	None	
Design Tool Requirements		
Xilinx Implementation Tools	5.1i or later	
Verification	N/A	
Simulation	ModelSim SE/EE 5.6e or later	
Synthesis	XST	
Support		
Support provided by Xilinx, Inc.		

© 2005 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at <http://www.xilinx.com/legal.htm>. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.

Table 1: UART Lite Parameters

Feature / Description	Parameter Name	Allowable Values	Default Value	VHDL Type
UART Lite Registers Base Address	C_BASEADDR	Valid Word Aligned Address. C_BASEADDR must be a multiple of the range, where the range is C_HIGHADDR - C_BASEADDR + 1.	None ⁽¹⁾	std_logic_vector
UART Lite Registers High Address	C_HIGHADDR	C_HIGHADDR - C_BASEADDR must be a power of 2 >= C_BASEADDR + 0xF ⁽²⁾	None ⁽¹⁾	std_logic_vector
OPB Address Bus Width	C_OPB_AWIDTH	32	32	integer
OPB Data Bus Width	C_OPB_DWIDTH	32	32	integer
Clock frequency of the OPB system clock driving the UART Lite peripheral in Hz	C_CLK_FREQ	integer (max. 100000000)	100_000_000	integer
Baud rate of the UART Lite in bits per second	C_BAUDRATE	integer (ex. 128000)	128000	integer
The number of data bits in the serial frame	C_DATA_BITS	integer (5 to 8)	8	integer
Determines whether parity is used or not	C_USE_PARITY	Integer 1 = use parity, 0 = do not use parity.	1	integer
If parity is used, determines whether parity is odd or even	C_ODD_PARITY	integer 1= odd parity, 0 = even parity.	1	integer

Notes:

1. With a baudrate of 128000 the sampling clock is $16 * 128000 = 2048000$ MHz. With the OPB system clock, C_CLK_FREQ, running at 10 MHz, the closest even integer ratio for driving the sample clock is 4. This keeps the duty cycle at 50% for the resulting sample clock. Ideally, using 5 as the divider would reduce the error to within acceptable range but the odd division ratio is not available.

The uartlite would then divide the OP system clock by 4 resulting in 2.5 MHz for the sample clock. The baud rate error is $(2.5 - 2.048) / 2.048 \Rightarrow 20\%$ which is outside the tolerance for most UARTs.

The issue is the higher the baud rate and the lower the C_CLK_FREQ the greater the error in the UARTLite's generated baud rate. Specifications for the baud rate error state that within 5% of the requested rate is considered acceptable.

UART Lite I/O Signals

The I/O signals for the UART Lite are listed in [Table 2](#).

Table 2: UART Lite I/O Signals

Signal Name	Interface	I/O	Description
OPB_Clk	OPB	I	OPB Clock
OPB_Rst	OPB	I	OPB Reset
OPB_ABus[0:31]	OPB	I	OPB Address Bus
OPB_BE[0:3]	OPB	I	OPB Byte Enables
OPB_DBus[0:31]	OPB	I	OPB Data Bus
OPB_RNW	OPB	I	OPB Read, Not Write
OPB_select	OPB	I	OPB Select
OPB_seqAddr	OPB	I	OPB Sequential Address
UART_DBus[0:31]	OPB	O	UART Data Bus
UART_errAck	OPB	O	UART Error Acknowledge
UART_retry	OPB	O	UART Retry
UART_toutSup	OPB	O	UART Timeout Suppress
UART_xferAck	OPB	O	UART Transfer Acknowledge
Interrupt	Interrupt	O	UART Interrupt
RX	External	I	Receive Data
TX	External	O	Transmit Data

UART Lite Address Map and Register Descriptions

Register Data Types and Organization

Registers in the UART Lite are accessed as one of three types: byte (8 bits), halfword (2 bytes), and word (4 bytes). All register accesses are on word boundaries to conform to the OPB-IPIF register location convention. The addresses of the UART Lite registers are provided in the [Address Map](#) section.

The UART Lite registers are organized as big-endian data. The bit and byte labeling for the big-endian data types is shown in **Figure 1**.




Figure 1: OPB UART Lite Big-Endian Data Types

Registers of the UART Lite

Information on the following registers used in assembly language programming are described in this section.

Receive FIFO	Read Character from Receive FIFO
Transmit FIFO	Write Character into Transmit FIFO
Status	Read from Status Register
Control	Read to Control Register

opb_uart_lite_register_set.eps

Figure 2: OPB UART Lite Register Set

Status Register (STATREG)

The Status register contains the status of the receive and transmit FIFO, if interrupts are enabled, and if there are any errors.

Table 3: Status Register

Bits	Name	Description	Reset Value
0-23	Reserved	Not used	0
24	PAR_ERROR	<p>Parity Error Indicates that a parity error has occurred since the last time the status register was read. If the UART is configured without any parity handling, this bit will always be '0'. The received character will be written into the receive FIFO. The bit will be cleared when the status register is read</p> <p>0 No parity error has occurred 1 A parity error has occurred</p>	0
25	FRAME_ERROR	<p>Frame Error Indicates that a frame error has occurred since the last time the status register was read. Frame Error is defined as a detection of a stop bit with the value '0'. The receive character will be ignored and NOT written to the receive FIFO. The bit will be cleared when the status register is read</p> <p>0 No Frame error has occurred 1 A frame error has occurred</p>	0
26	OVERUN_ERROR	<p>Overrun Error Indicates that an overrun error has occurred since the last time the status register was read. Overrun is when a new character has been received but the receive fifo is full. The received character will be ignored and NOT written into the receive FIFO. The bit will be cleared when the status register is read</p> <p>0 No interrupt has occurred 1 Interrupt has occurred</p>	0
27	INTR_ENABLED	<p>Interrupts is enabled Indicates that interrupts is enabled</p> <p>0 Interrupt is disabled 1 Interrupt is enabled</p>	0
28	TX_FIFO_FULL	<p>Transmit FIFO is full Indicates if the transmit FIFO is full.</p> <p>0 Transmit FIFO is not full 1 Transmit FIFO is full</p>	0

Table 3: Status Register (Contd)

Bits	Name	Description	Reset Value
29	TX_FIFO_EMPTY	Transmit FIFO is empty Indicates if the transmit FIFO is empty. 0 Transmit FIFO is not empty 1 Transmit FIFO is empty	1
30	RX_FIFO_FULL	Receive FIFO is full Indicates if the receive FIFO is full. 0 Receive FIFO is not full 1 Receive FIFO is full	0
31	RX_FIFO_VALID_DATA	Receive FIFO is has valid data Indicates if the receive FIFO has valid data. 0 Receive FIFO is empty 1 Receive FIFO has valid data	0

Control Register (CTRL_REG)

The Control register contains the UART Lite control.

Table 4: Control Register (CTRL_REG)

Bits	Name	Description	Reset Value
0-26	Reserved	Not used	0
27	ENABLE_INTR	Enable interrupt for the UART 0 Disable interrupt signal 1 Enable interrupt signal	0
28-29	Reserved	Not used	0
30	RST_RX_FIFO	Reset/Clear the receive FIFO When written to with a '1' the receive FIFO is cleared. 0 Do nothing 1 Clear the receive FIFO	0
31	RST_TX_FIFO	Reset/Clear the transmit FIFO When written to with a '1' the transmit FIFO is cleared. 0 Do nothing 1 Clear the transmit FIFO	0

Address Map

UART_BASE_ADDRESS + 0: Read from Receive FIFO

UART_BASE_ADDRESS + 4: Write to transmit FIFO

UART_BASE_ADDRESS + 8: Read from Status Register

UART_BASE_ADDRESS + 12: Write to Control Register

Interrupts

If interrupts are enabled, an interrupt is generated when one of the following conditions is true:

1. When there exists any valid character in the receive FIFO, the interrupt stays active until the receive FIFO is empty.
2. When the transmit FIFO goes from not empty to empty, such as when the last character in the transmit FIFO is transmitted, the interrupt is only active one clock cycle.

The Tx_Buffer_Empty interrupt is an edge interrupt and the Rx_Buffer_Empty is a level interrupt.

Design Implementation

Target Technology

The intended target technology is a Virtex-II FPGA.

Device Utilization and Performance Benchmarks

The following table shows approximate resource utilization and performance benchmarks for the OPB UART Lite. The estimates shown are not guaranteed and can vary with FPGA family and speed grade, implementation parameters, user timing constraints, and implementation tool version. Only parameters that affect resource utilization are shown in the following table.

Table 5: OPB UART Lite Performance and Resource Utilization Benchmarks (Virtex-II 2V1000-5)

Parameter Values							Device Resources		f _{MAX} (MHz)
Address Bits in Decode	C_AWIDTH	C_CLK_FREQ	C_BAUDRATE	C_DATA_BITS	C_USE_PARITY	C_ODD_PARITY	Flip-Flops	4-input LUTs	f _{MAX}
24	32	100_000_000	19_200	5	FALSE	FALSE	48	88	
24	32	100_000_000	19_200	6	FALSE	FALSE	49	92	
24	32	100_000_000	19_200	7	FALSE	FALSE	50	95	
24	32	100_000_000	19_200	8	FALSE	FALSE	51	100	
24	32	40_000_000	38_400	8	FALSE	FALSE	49	97	158
24	32	100_000_000	19_200	6	TRUE	FALSE	57	108	137
24	32	100_000_000	19_200	7	TRUE	FALSE	57	108	137

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
05/17/01	1.0	Initial release.
10/09/01	1.01	Updated MPD parameters and added device utilization table
07/01/02	1.02	Updated with new layout and renaming of parameters
03/20/02	2.0	Updated for MDK 2.2
05/28/02	2.1	Update for EDK 1.0
07/23/02	2.2	Add XCO parameters for System Generator
10/10/02	2.3	Step the version from a to b on the core
01/08/03	2.4	Update for EDK SP3
07/28/03	2.5	Update to new template
07/29/03	2.5.1	Change DS209 to DS422 because of duplicates
04/01/04	2.5.2	Added clarification on interrupt type.
08/18/04	2.6	Updated for Gmm; updated trademarks and supported device family listing.
1/12/05	2.7	Converted to new DS template; updated images to Xilinx graphic standards
4/6/05	2.8	Updated for EDK 7.1.1-SP1 release.
5/10/05	2.9	Updated to incorporate CH202220.
12/2/05	3.0	Added Spartan-3E to supported device families listing.

Discontinued