

RAMA 1.1

LogiCORE IP Product Guide

Vivado Design Suite

PG310 (v1.1) January 21, 2021



Table of Contents

Chapter 1: Introduction.....	4
Features.....	4
IP Facts.....	5
Chapter 2: Overview.....	6
Navigating Content by Design Process.....	6
Core Overview.....	6
Functional Description.....	7
Applications.....	8
Unsupported Features.....	8
Licensing and Ordering.....	9
Chapter 3: Product Specification.....	10
Standards.....	10
Performance Improvement.....	10
Resource Use.....	11
Port Descriptions.....	12
Chapter 4: Designing with the Core.....	15
Clocking.....	15
Resets.....	15
Addressing.....	16
Error Handling.....	16
AXI Thread IDs.....	16
AXI - Unsupported Signaling.....	17
Chapter 5: Design Flow Steps.....	18
Customizing and Generating the Core.....	18
Constraining the Core.....	22
Simulation.....	23
Synthesis and Implementation.....	23

Chapter 6: Example Design	24
Overview	24
Example Design Simulation	24
Example Design Implementation	25
Example Design Limitations	25
Example Design RAMA Configuration Limitations	25
Appendix A: Upgrading	26
Appendix B: Debugging	27
Finding Help on Xilinx.com	27
Debug Tools	28
Hardware Debug	29
AXI Protocol Violations	29
Appendix C: Additional Resources and Legal Notices	31
Xilinx Resources	31
Documentation Navigator and Design Hubs	31
References	31
Revision History	32
Please Read: Important Legal Notices	33

Introduction

The Xilinx[®] random access master attachment (RAMA) IP core significantly improves memory access efficiency in cases where the required memory exceeds 256 MB (one high bandwidth memory (HBM) pseudo-channel).

Features

- Performance improvement for random access memory, measured relative to the design without RAMA IP. The following table uses an improvement multiplier rather than the efficiency figure. For example, for 64 B read only transactions, the measured bandwidth without RAMA is 4225 MB/s, while with RAMA it is 40730 MB/s, thus an almost 10 times improvement in bandwidth.

Table 1: Random Access Performance Improvement

Access Type	32 B	64 B	128 B	256 B	512 B
Read Only	10	10	5	3	2
Write Only	2	2	1.5	1	1
Read/Write	3	3	2	1	1

- AXI4 interface on user's side, AXI3 interface on HBM side (256 bits). AXI3 is used by the hardened AXI3 Interconnect Switch to access HBM.
- Operating clock frequency (single clock domain): 450 MHz (420 MHz for -1 parts and 350 MHz for -2LV parts).
- Address width: Up to 33 bits for 4 GB HBM stack size and up to 34 bits for 8 GB HBM stack size. For more information, see *AXI High Bandwidth Controller LogiCORE IP Product Guide* (PG276).
- ID Width: Up to 6 bits.

IP Facts

LogiCORE™ IP Facts Table	
Core Specifics	
Supported Device Family ¹	Virtex® UltraScale+™ with HBM
Supported User Interfaces	AXI4 on Slave side AXI3 on Master side
Resources	Resource Use
Provided with Core	
Design Files	Encrypted RTL
Example Design	Provided
Test Bench	Verilog
Constraints File	Not Provided
Simulation Model	Not Provided
Supported S/W Driver	Not Applicable
Tested Design Flows ²	
Design Entry	Vivado® Design Suite
Simulation	For supported simulators, see the Xilinx Design Tools: Release Notes Guide .
Synthesis	Vivado® Synthesis
Support	
Release Notes and Known Issues	Master Answer Record: 69267
All Vivado IP Change Logs	Master Vivado IP Change Logs: 72775
Xilinx Support web page	

Notes:

- For a complete list of supported devices, see the Vivado IP catalog.
- For the supported versions of third-party tools, see the [Xilinx Design Tools: Release Notes Guide](#).

Overview

Navigating Content by Design Process

Xilinx[®] documentation is organized around a set of standard design processes to help you find relevant content for your current development task. This document covers the following design processes:


- **Hardware, IP, and Platform Development:** Creating the PL IP blocks for the hardware platform, creating PL kernels, subsystem functional simulation, and evaluating the Vivado[®] timing, resource use, and power closure. Also involves developing the hardware platform for system integration. Topics in this document that apply to this design process include:
 - [Port Descriptions](#)
 - [Clocking](#)
 - [Resets](#)
 - [Customizing and Generating the Core](#)
 - [Chapter 6: Example Design](#)
-

Core Overview

The high bandwidth memory (HBM) subsystem in Virtex[®] UltraScale+[™] devices performs well in applications where sequential data access is required. However, for applications requiring random data access, performance can vary significantly depending on the application requirements (for example, the ratio of read and write operations, minimum data word size, and memory size). The RAMA IP addresses such issues by significantly improving memory access efficiency in cases where the required memory exceeds 256 MB (one HBM pseudo-channel).

The following figure describes the connections between programmable logic masters and HBM.

Figure 1: HBM Two Stack Configuration



X24871-120320

In the most common use case, where the master's transactions use a single AXI ID, the hardened AXI3 Interconnect switch, used to connect masters to the HBM, has the limitation that any master can have an outstanding transaction with only one slave. This limitation can significantly reduce data bandwidth when masters frequently switch between slaves. This effect is greater for read access, due to longer response times.

The RAMA IP uses AXI ID substitution and response reordering to provide memory access performance improvements for random data access in all cases where more than one pseudo-channel of the HBM stack is accessed by a single master. The greatest advantage is achieved for read intensive data accesses.

Functional Description

The main functions of the RAMA IP are as follows:

- Receive AXI4 Read/Write transactions on the AXI4 interface.
- Resize AXI transactions to a consistent burst size (burst fragment) of 64 or 128 bytes to and from the HBM subsystem. Bursts are resized for the following reasons:
 - The maximum permissible burst size for the HBM Subsystem is 512 bytes.
 - Reordering transactions is more efficient (buffer sizing) with smaller transactions.
 - Resizing bursts allows for transactions to be spread across memories, limiting congestion at a particular memory.
- **Note:** Fragmentation will always occur (that is, the maximum transaction size seen at the HBM subsystem will be the same as the "burst fragment size").
- Interleave burst fragments across HBM memories to prevent short-term congestion on a particular memory. This is an optional feature.
- ID substitution is applied to AXI AWID/ARID fields for each burst fragment.

- For read transactions: Implement read ID substitution to supply different read IDs on different transactions. This prevents bandwidth limitations as discussed in the Overview section. Reorder returning read data to obey AXI transaction rules.
- For write transactions: Implement write ID substitution to supply different write IDs on different transactions. This prevents bandwidth limitations as discussed in the Overview section. Reorder write responses to obey AXI transaction rules.
- Generate read/write AXI3 burst fragment transactions to/from HBM subsystem through the AXI3 Master interface.

Related Information

[Core Overview](#)

Applications

The RAMA IP provides performance improvements in HBM random memory access efficiency in applications where memory space is greater than 256 MB. See AXI Thread IDs for the additional conditions required to maximize the RAMA IP's performance improvement.

The RAMA IP can additionally improve performance in applications where multiple masters share access to HBM pseudo-channels. The memory interleaving option can be used to stripe data across more pseudo-channels than required (in terms of memory capacity) increasing the number of pseudo-channels used. This increases the total memory bandwidth available and in turn increases the performance.

This feature can also be used to limit congestion on an individual pseudo-channel. Consider a case where long transactions occur from a particular AXI master. These long transactions can be split across multiple pseudo-channels balancing the load on the HBM Subsystem and preventing instantaneous congestion on a single pseudo-channel.

Related Information

[AXI Thread IDs](#)

Unsupported Features

The RAMA IP does not support *FIXED* AXI burst types on its master interface. The expected default transaction type is *INCR*. If *WRAP* transaction type is required, this can be enabled using an option on the GUI. For more details on transaction types, refer to *AMBA APB Protocol Specification* ([ARM IHI 0024C](#)).

Licensing and Ordering

This Xilinx[®] LogiCORE™ IP module is provided at no additional cost with the Xilinx[®] Vivado under the terms of the [Xilinx End User License](#).

Information about other Xilinx[®] LogiCORE™ IP modules is available at the [Xilinx Intellectual Property](#) page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).

Product Specification

Standards

This core adheres to the following standard(s):

- Advanced Microcontroller Bus Architecture (AMBA[®]) AXI version 4 specification from Advanced RISC Machine (Arm[®]). See *AMBA APB Protocol Specification* ([ARM IHI 0024C](#)).

Performance Improvement

The following table for an example system uses an improvement multiplier rather than the efficiency figure. For example, for 64 B read only transactions, the measured bandwidth without RAMA is 4225 MB/s, while with RAMA it is 40730 MB/s, thus an almost 10 times improvement in bandwidth.

Table 2: Random Access Performance Improvement

Access Type	32 B	64 B	128 B	256 B	512 B
Read Only	10	10	5	3	2
Write Only	2	2	1.5	1	1
Read/Write	3	3	2	1	1

Note: Results shown are for a specific test scenario with four AXI masters, each randomly accessing four HBM pseudo-channels. The relative improvements quoted are the results with RAMA IP on each master compared to without RAMA IP on each master.

Note: It should be noted that for random access there can be significant advantage in using a higher ratio of memories enabled to ports connected. This is dependent upon:

- The number of memories used.
- How much of the HBM Subsystem switch is spanned (that is, how many memories are accessed by each port).
- The transaction size.

For some cases for a ratio of 1 port to 2 memories a further two-fold performance increase can be seen.

Latency

Latency figures should be considered carefully. The RAMA IP adds latency to an individual transaction due to data buffering and re-ordering. However, due to bandwidth improvements, using the RAMA IP means the time between transaction request and completion is, in general, much shorter. The following table below shows mean latency figures for 2000 Read Only and Write Only transactions.

Table 3: RAMA IP Latency

Transaction Size	Read Only (AXI Clock Cycles)		Write Only (AXI Clock Cycles)	
	Without RAMA	With RAMA	Without RAMA	With RAMA
32	225	597	44	591
64	247	532	46	134
128	240	497	55	49
256	263	512	77	78
512	304	564	119	137

To illustrate why latency figures can be misleading, consider the following: a given number of read transactions of 32 bytes in size can take 100 μ s to complete without RAMA. This means that the last transaction would be delayed by almost 100 μ s after it could have been issued by the master. Because bandwidth is 10 times better for 32 bytes using RAMA, the same number of transactions would be completed within 10 μ s, plus latency added by buffering and reordering in the RAMA IP (in this case typically 1.3 μ s).

Resource Use

The following table provides resource use information for the RAMA IP on a Virtex® UltraScale+™ HBM device (VU31P). These values were generated using the Vivado® IP catalog. They are derived from post-synthesis reports, and may change during implementation.

Table 4: Resource Use: UltraScale+ HBM Devices

Parameter Values	Device Resources			
Reorder Memory Type	LUTs	FFs	BRAMs	URAMs
BRAM	2000	2900	8	0
URAM	2000	2900	0	4

Port Descriptions

The interface I/O signals for the RAMA IP are shown in the following tables.

AXI4 RAMA Slave Interface I/O Signals

Table 5: RAMA Slave Interface I/O Signals

Port Name	I/O	Description
S_AXI_AWID	I	Write Address Channel Transaction ID Default = 0
S_AXI_AWADDR[32:0]	I	Write Address Channel Address Input Required
S_AXI_AWLEN[7:0]	I	Write Address Channel Burst Length (0-255) Default = 0
S_AXI_AWSIZE[2:0]	I	Write Address Channel Transfer Size Code (0-7) Input Required
S_AXI_AWBURST[1:0]	I	Write Address Channel Burst Type Code (0-2) Input Required
S_AXI_AWVALID	I	Write Address Channel Valid Input Required
S_AXI_AWREADY	O	Write Address Channel Ready
S_AXI_WDATA[255:0]	I	Write Data Channel Data Input Required
S_AXI_WSTRB[31:0]	I	Write Data Channel Byte Strobes Default = All ones
S_AXI_WLAST	O	Write Data Channel Last Data Beat Default = 0
S_AXI_WVALID	I	Write Data Channel Valid Input Required
S_AXI_WREADY	O	Write Data Channel Ready
S_AXI_BID	O	Write Response Channel Transaction ID
S_AXI_BRESP[1:0]	O	Write Response Channel Response Code (0-3)
S_AXI_BVALID	O	Write Response Channel Valid
S_AXI_BREADY	I	Write Response Channel Ready Input Required
S_AXI_ARID	O	Read Address Channel Transaction ID Default = 0
S_AXI_ARADDR[32:0]	I	Read Address Channel Address Input Required
S_AXI_ARLEN[7:0]	I	Read Address Channel Burst Length Code (0-255) Default = 0
S_AXI_ARSIZE[2:0]	I	Read Address Channel Transfer Size Code (0-7) Input Required

Table 5: RAMA Slave Interface I/O Signals (cont'd)

Port Name	I/O	Description
S_AXI_ARBURST[1:0]	I	Read Address Channel Burst Type (0-2) Input Required
S_AXI_ARVALID	I	Read Address Channel Valid Input Required
S_AXI_ARREADY	O	Read Address Channel Ready
S_AXI_RID	O	Read Data Channel Transaction ID
S_AXI_RDATA[255:0]	O	Read Data Channel Data
S_AXI_RRESP[1:0]	O	Read Data Channel Response Code (0-3)
S_AXI_RLAST	O	Read Data Channel Last Data Beat
S_AXI_RVALID	O	Read Data Channel Valid
S_AXI_RREADY	I	Read Data Channel Ready Input Required

AXI3 RAMA Master Interface I/O Signals

Table 6: RAMA Master Interface I/O Signals

Port Name	I/O	Description
M_AXI_AWID[5:0]	O	Write Address Channel Transaction ID
M_AXI_AWADDR[32:0]	O	Write Address Channel Address
M_AXI_AWLEN[7:0]	O	Write Address Channel Burst Length Code (0-255)
M_AXI_AWSIZE[2:0]	O	Write Address Channel Transfer Size Code (0-7)
M_AXI_AWBURST[1:0]	O	Write Address Channel Burst Type (0-2)
M_AXI_AWVALID	O	Write Address Channel Valid
M_AXI_AWREADY	I	Write Address Channel Ready Input Required
M_AXI_WDATA[255:0]	O	Write Data Channel Data
M_AXI_WSTRB[31:0]	O	Write Data Channel Data Byte Strobes
M_AXI_WLAST	O	Write Data Channel Last Data Beat
M_AXI_WVALID	O	Write Data Channel Valid
M_AXI_WREADY	I	Write Data Channel Ready Input Required
M_AXI_BID[5:0]	I	Write Response Channel Transaction ID Input Required
M_AXI_BRESP[1:0]	I	Write Response Channel Response Code (0-3) Default = 0
M_AXI_BVALID	I	Write Response Channel Valid Input Required
M_AXI_BREADY	O	Write Response Channel Ready
M_AXI_ARID[5:0]	O	Read Address Channel Transaction ID
M_AXI_ARADDR[32:0]	O	Read Address Channel Address

Table 6: RAMA Master Interface I/O Signals (cont'd)

Port Name	I/O	Description
M_AXI_ARLEN[7:0]	O	Read Address Channel Burst Length Code (0-255)
M_AXI_ARSIZE[2:0]	O	Read Address Channel Transfer Size Code (0-7)
M_AXI_ARBURST[1:0]	O	Read Address Channel Burst Type (0-2)
M_AXI_ARVALID	O	Read Address Channel Valid
M_AXI_ARREADY	I	Read Address Channel Ready Input Required
M_AXI_RID[5:0]	I	Read Data Channel Transaction ID
M_AXI_RDATA[255:0]	I	Read Data Channel Data Input Required
M_AXI_RRESP[1:0]	I	Read Data Channel Response Code (0-3) Default = 0
M_AXI_RLAST	I	Read Data Channel Last Data Beat Input Required
M_AXI_RVALID	I	Read Data Channel Valid Input Required
M_AXI_RREADY	O	Read Data Channel Ready

Global Port Signals

Table 7: Clocks and Resets

Port Name	I/O	Description
AXI_ACLK	I	Crossbar Clock Input
AXI_ARESETN	I	Crossbar Reset (Active-Low)

Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the Random Access Master Attachment LogiCORE™ IP core.

Clocking

A single clock domain, `AXI_ACLK`, is used. The design has been verified for clock frequencies up to 450 MHz, which is the nominal frequency for the HBM Subsystem AXI switch (see Features section for lower speed grades). Both interfaces, slave and master, must operate in the same clocking domain. For adapting clock domain and data width to RAMA requirements, see the *SmartConnect LogiCORE IP Product Guide* ([PG247](#)).

Note: The SmartConnect IP should not be used between the RAMA IP and the HBM Subsystem IP as the AXI ID multi-threading approach used in RAMA will cause the SmartConnect IP to consume large amounts of logic resources.

Any required soft switching should take place in front of the slave port of the RAMA IP.

Related Information

[Features](#)

Resets

Only the active-Low reset, `AXI_ARESETN`, is used. This must be synchronous with `AXI_ACLK`.

The reset clears all internal buffer pointers, thus RAMA appears to you as though it had all internal data cleared.

Addressing

The RAMA IP is transparent to all slave address segments. Slave address segments can be mapped from an attached slave through the RAMA IP to an attached master. No range checking is carried out in the RAMA IP on address segments mapped versus the address in a transaction.

An address re-mapping is carried out by the *Memory Interleave* function of the RAMA IP. For this case multiple HBM pseudo-channels are reorganized such that the pseudo-channels are interleaved per burst fragment.

It is your responsibility to ensure that the correct memory segments are mapped to the AXI master to correctly use the memory interleaving feature. For example, if memory interleaving across four HBM pseudo-channels is selected but only two pseudo-channels are enabled on the HBM IP, the RAMA IP will not detect the error at build time.

Error Handling

The RAMA IP will generate AXI SLVERR on read/write response channels in the following scenarios:

- An AXI FIXED burst transaction is indicated on the read/write channels of the RAMA IP.
- An AXI WRAP burst transaction is indicated on the read/write channels of the RAMA IP when WRAP burst transaction handling is not enabled.
- An AXI SLVERR is indicated by the attached AXI slave.

The RAMA IP generates AXI DECERR on read/write response channels when AXI DECERR is indicated by the attached AXI slave.

AXI Thread IDs

To use the RAMA IP, an AXI master should meet one of the following criteria:

- Use a static, single ID on the AXI transaction ID ports (AxID).
- Use slow-changing (pseudo-static) transaction IDs.

If neither of these conditions are met, the thread creation used in the RAMA IP to improve performance will have little effect.

AXI - Unsupported Signaling

The AXI4 slave port on RAMA does not support the following features:

- AXI region identifiers (A_xREGION).
- AXI cached/buffered transfers (A_xCACHE).
- AXI protected support (A_xPROT). The HBM Memory Subsystem does not support secure / non-secure access differentiation.
- AXI exclusive access (A_xLOCK). The HBM Memory Subsystem does not support exclusive accesses.
- AXI quality of service (A_xQOS). The HBM Memory Subsystem does not support quality of service identifiers.
- AXI user sideband signaling (A_xUSER). The RAMA IP does not support optional user signaling.

Design Flow Steps

This section describes customizing and generating the core, constraining the core, and the simulation, synthesis, and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* ([UG994](#))
- *Vivado Design Suite User Guide: Designing with IP* ([UG896](#))
- *Vivado Design Suite User Guide: Getting Started* ([UG910](#))
- *Vivado Design Suite User Guide: Logic Simulation* ([UG900](#))

Customizing and Generating the Core

This section includes information about using Xilinx® tools to customize and generate the core in the Vivado® Design Suite.

If you are customizing and generating the core in the Vivado IP integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* ([UG994](#)) for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value, run the `validate_bd_design` command in the Tcl console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

1. Select the IP from the IP catalog.
2. Double-click the selected IP or select the **Customize IP** command from the toolbar or right-click menu.


For details, see the *Vivado Design Suite User Guide: Designing with IP* ([UG896](#)) and the *Vivado Design Suite User Guide: Getting Started* ([UG910](#)).

Figures in this chapter are illustrations of the Vivado IDE. The layout depicted here might vary from the current version.

AXI Parameters Tab

The AXI Parameters tab is shown below.

Figure 2: AXI Parameters Tab




- **ID_WIDTH:** The ID width is automatically propagated from the master by default. This can be overridden by the user by using the switch in the GUI.
- **ADDR_WIDTH:** The address width is automatically propagated from the master by default. This can be overridden by the user by using the switch in the GUI.
- **AXI_WRAP_TRANS:** This indicates whether AXI4 wrap transactions are allowed:
 - 1 – Yes
 - 0 – No

By default only AXI4 INCR transactions are supported. AXI4 FIXED transactions are never supported.

Reorder Parameters Tab

The Reorder Parameters tab is shown below.

Figure 3: Reorder Parameters Tab




- **REORDER_QUEUE_DEPTH:** The depth of the RAMA reorder queue in *burst fragments*. Increasing the depth of the queue can increase performance depending on the traffic profile. The burst fragment size is specified by the `FRAGMENT_SIZE_BYTES` parameter.
- **REORDER_MEMTYPE:** This describes the Reorder Queue Memory Type with the following options:
 - block – BRAM
 - ultra – URAM

- **TRANS_QUEUE_FIFO_MEM_TYPE:** This describes the Transaction Queue FIFO Memory Type with the following options:
 - distributed – Distributed RAM
 - block – BRAM

Fragment and Interleave Parameters

The Fragment and Interleave Parameters tab is shown below.

Figure 4: Fragment and Interleave Parameters



- **FRAGMENT_SIZE_BYTES:** Specifies the burst fragment size in bytes. If the number of bytes to be transferred in a transaction is greater than the burst fragment size, the AXI transaction is split into multiple burst fragments of a consistent size to allow easier reordering.
- **MEM_INTERLEAVE_TYPE:** Memory interleaving allows transactions from a single master to be spread across multiple HBM pseudo-channels to distribute the memory load:

- none – No pseudo-channel interleaving.
- per memory – Consecutive burst fragments are written to consecutive HBM pseudo channels.
- **MEM_COUNT:** This is the number of pseudo-channels to interleave across.

Memory Interleave Example

Take a case where four AXI Masters need to access 512 MB and the 512 MB corresponds to 2 HBM pseudo-channels. It can be more advantageous to use four HBM pseudo-channels in this case to have twice the memory bandwidth for the four masters. In order to do this, MEM_INTERLEAVE_TYPE = per_memory would be selected with MEM_COUNT = 4. The 512 MB would be composed of 128 MB from each HBM pseudo-channel with access alternating/striped across the pseudo-channels on a burst fragment basis.

Output Generation

For details, see the *Vivado Design Suite User Guide: Designing with IP* ([UG896](#)).

User Parameters

The user parameters for the RAMA IP are shown in the following table:

Table 8: RAMA IP User Parameters

Vivado IDE/User Parameter	Value	Default Value
FRAGMENT_SIZE_BYTES	Integer (64, 128)	128
MEM_INTERLEAVE_TYPE	String ("per_memory", "none")	"none"
MEM_COUNT	Integer (2, 4, 8, 16, 32)	4
REORDER_QUEUE_DEPTH	Integer (128, 256)	128
TRANS_QUEUE_FIFO_MEM_TYPE	String ("distributed", "block")	"distributed"
REORDER_MEMTYPE	String ("block", "ultra")	"block"
AXI_WRAP_TRANS	Integer (0,1)	0

Constraining the Core

Required Constraints

This section is not applicable for this IP core.

Device, Package, and Speed Grade Selections

All Xilinx® UltraScale+™ devices with High Bandwidth Memory (HBM) can use RAMA IP.

Clock Frequencies

`AXI_ACLK` has a nominal frequency of 450 MHz. A lower clock frequency may be used, with the consequence that HBM access efficiency would be reduced.

Clock Management

This section is not applicable for this IP core.

Clock Placement

This section is not applicable for this IP core.

Banking

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

Simulation

For comprehensive information about Vivado® simulation components, as well as information about using supported third-party tools, see the *Vivado Design Suite User Guide: Logic Simulation* ([UG900](#)).

Synthesis and Implementation

For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* ([UG896](#)).

Example Design

Overview

The RAMA IP includes an example design that allows:

- Simulation of the RAMA IP with the HBM IP – showing typical performance achievable for a single master accessing multiple HBM pseudo-channels
- Implementation of the RAMA IP with the HBM IP

This example design is supplied to allow familiarization with the RAMA IP and should not be used as the basis of a customer design/verification environment.

Example Design Simulation

The main components of the example design are:

- An AXI traffic generator used to generate randomly distributed traffic (across 1 GB of HBM address space)
- An AXI Monitor used to capture the resultant bandwidth achieved
- An instance of the HBM IP with a single stack enabled (that is 4 GB)

Searching the simulation log will show an output from the AXI Performance Monitor such as:

```
# ** Note: $finish : ../../../../imports/example_my_ip.v(126)
# Time: 59955215 ps Iteration: 0 Instance: /example_my_ip
# =====
# >>>>> SRC_ID 0 :: AXI_PMON :: BW ANALYSIS >>>>>
# =====
# AXI Clock Period = 2222 ps
# Min Write Latency = 33 axi clock cycles
# Max Write Latency = 44 axi clock cycles
# Avg Write Latency = 41 axi clock cycles
# Actual Achieved Write Bandwidth = 10338.435136 MBps
# *****
```



```
# Min Read Latency = 91 axi clock cycles
# Max Read Latency = 280 axi clock cycles
# Avg Read Latency = 174 axi clock cycles
# Actual Achieved Read Bandwidth = 11018.699422 MBps
# =====
```

Example Design Implementation

When implementing the example design, the non-synthesisable AXI traffic generator and AXI performance monitor are replaced with a JTAG AXI IP connected to the RAMA IP (through an AXI width converter) to prevent optimization of the unconnected AXI port on RAMA.

Example Design Limitations

The example design does not currently support:

- Simulation with Xilinx simulator (due to HBM model limitation).
- Evaluation of the RAMA IP on a Xilinx board.
- Behavioral simulations using Verilog simulation models are supported. Netlist (post-synthesis and post-implementation) simulations are not supported.

Example Design RAMA Configuration Limitations

Not all RAMA configurations are supported in the example design. An error will be issued for the following cases:

- RAMA AXI input address width of less than 30 bits (1 GB addressing capability is required)
- Memory interleaving configured across more than 16 HBM pseudo-channels (Only a single HBM stack is enabled giving a maximum of 16 HBM pseudo-channels)

Upgrading

This appendix is not applicable for the first release of the core.

Debugging

This appendix includes details about resources available on the Xilinx® Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the core, the [Xilinx Support web page](#) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support. The [Xilinx Community Forums](#) are also available where members can learn, participate, share, and ask questions about Xilinx solutions.

Documentation

This product guide is the main document associated with the core. This guide, along with documentation related to all products that aid in the design process, can be found on the [Xilinx Support web page](#) or by using the Xilinx® Documentation Navigator. Download the Xilinx Documentation Navigator from the [Downloads page](#). For more information about this tool and the features available, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main [Xilinx support web page](#). To maximize your search results, use keywords such as:

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

Master Answer Record for the RAMA IP

AR [69267](#)

Technical Support

Xilinx provides technical support on the [Xilinx Community Forums](#) for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To ask questions, navigate to the [Xilinx Community Forums](#).

Debug Tools

There are many tools available to address RAMA IP design issues. It is important to know which tools are useful for debugging various situations.

Vivado Design Suite Debug Feature

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx® devices.

The Vivado logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the *Vivado Design Suite User Guide: Programming and Debugging* ([UG908](#)).

Reference Boards

Various Xilinx® development boards support the RAMA IP core. These boards can be used to prototype designs and establish that the core can communicate with the system.

- Virtex® UltraScale+™ FPGA evaluation board VCU128 and Accelerator Card U280.

Hardware Debug

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues. The Vivado® debug feature is a valuable resource to use in hardware debug. The signal names mentioned in the following individual sections can be probed using the debug feature for debugging the specific problems.

General Checks

Ensure that all the timing constraints for the core were properly incorporated from the example design and that all constraints were met during implementation.

- Does it work in post-place and route timing simulation? If problems are seen in hardware but not in timing simulation, this could indicate a PCB issue. Ensure that all clock sources are active and clean.
- If using MMCMs in the design, ensure that all MMCMs have obtained lock by monitoring the `locked` port.
- If your outputs go to 0, check your licensing.

AXI Protocol Violations

When designing with *custom* or *non-production* IP, it is common to encounter system malfunctions caused by AXI protocol violations. Xilinx® AXI IP cores, including RAMA, do not contain any logic to guard against AXI protocol violations incurred by IP cores to which they are connected.

One of the most common symptoms of an AXI protocol violation in a system is an apparent lock-up of a connected core. When such a lock-up condition occurs, it often appears that an AXI channel transfer (valid/ready handshake) completes on one interface of the RAMA, but the resultant transfer is never issued on the expected output interface. Other possible symptoms include output transfers that appear to violate AXI transaction ordering rules.



RECOMMENDED: Xilinx strongly recommends that you use the available AXI Protocol Checker IP core to test for AXI protocol compliance before deploying any custom IP or IP with custom modifications.

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx Support](#).

Documentation Navigator and Design Hubs

Xilinx[®] Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado[®] IDE, select **Help** → **Documentation and Tutorials**.
- On Windows, select **Start** → **All Programs** → **Xilinx Design Tools** → **DocNav**.
- At the Linux command prompt, enter `docnav`.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- On the Xilinx website, see the [Design Hubs](#) page.

Note: For more information on DocNav, see the [Documentation Navigator](#) page on the Xilinx website.

References

These documents provide supplemental material useful with this product guide:

1. AXI High Bandwidth Controller LogiCORE IP Product Guide ([PG276](#))
2. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator ([UG994](#))
3. Vivado Design Suite User Guide: Designing with IP ([UG896](#))
4. Vivado Design Suite User Guide: Getting Started ([UG910](#))
5. Vivado Design Suite User Guide: Logic Simulation ([UG900](#))
6. ISE to Vivado Design Suite Migration Guide ([UG911](#))
7. Vivado Design Suite User Guide: Programming and Debugging ([UG908](#))
8. Vivado Design Suite User Guide: Implementation ([UG904](#))
9. AXI Interconnect LogiCORE IP Product Guide ([PG059](#))
10. AMBA APB Protocol Specification ([ARM IHI 0024C](#))
11. SmartConnect LogiCORE IP Product Guide ([PG247](#))
12. AXI High Bandwidth Controller LogiCORE IP Product Guide ([PG276](#))

Revision History

The following table shows the revision history for this document.

Section	Revision Summary
01/21/2021 v1.1	
Navigating Content by Design Process	Added
Features	Updated address width
Example Design Limitations	Updated last bullet
11/14/2018 v1.1	
	Core version updated to v1.1
Chapter 6: Example Design	Added
04/04/2018 v1.0	
Initial release.	N/A

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright 2018–2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.