# Table of Contents

Chapter 1: IP Facts

- Features .................................................. 4
- IP Facts .................................................. 4

Chapter 2: Overview

- Feature Summary .................................... 7
- Applications .......................................... 7
- Licensing and Ordering ......................... 7

Chapter 3: Product Specification

- Performance .......................................... 8
- User Parameters ..................................... 8
- Port Descriptions ................................. 8

Chapter 4: Designing with the Core

- General Design Guidelines ................. 10
- Clocking .............................................. 11
- Resets .................................................. 11

Chapter 5: Design Flow Steps

- Customizing and Generating the Core ...... 12
- Reset VIP in Vivado IP Integrator .......... 15
- Constraining the Core ......................... 16
- Simulation .......................................... 17
- Synthesis and Implementation .............. 17

Chapter 6: Example Design

- Overview ............................................. 18

Chapter 7: Test Bench

- Reset VIP Example Test Bench and Test .. 20
- Useful Coding Guidelines and Examples . 21
### Appendix A: Upgrading

- Upgrading Guide

### Appendix B: Reset VIP APIs

- Reset VIP APIs Overview

### Appendix C: Reset VIP Generation and Flow Methodology

- Core Architecture
- Reset VIP Generation Flow

### Appendix D: Debugging

- Finding Help on Xilinx.com

### Appendix E: Additional Resources and Legal Notices

- Xilinx Resources
- Documentation Navigator and Design Hubs
- References
- Revision History
- Please Read: Important Legal Notices
IP Facts

The Xilinx® Reset Verification IP (VIP) core has been developed to support the simulation of customer designed test bench or design which requires a reset signal.

The Reset VIP is unencrypted SystemVerilog source that is comprised of a SystemVerilog interface and synthesizable RTL. You can use APIs from the embedded reset RTL interface to assert/deassert reset.

Features

- Sets interface into master/pass-through mode
- Asserts/deasserts reset
- Asynchronous/synchronous reset

IP Facts

<table>
<thead>
<tr>
<th>LogiCORE™ IP Facts Table</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Core Specifics</strong></td>
</tr>
<tr>
<td>Supported Device Family(1)</td>
</tr>
<tr>
<td>Supported User Interfaces</td>
</tr>
<tr>
<td>Resources</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Provided with Core</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design Files</td>
</tr>
<tr>
<td>Example Design</td>
</tr>
<tr>
<td>Test Bench</td>
</tr>
<tr>
<td>Constraints File</td>
</tr>
<tr>
<td>Simulation Model</td>
</tr>
<tr>
<td>Supported S/W Driver</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Tested Design Flows(2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design Entry</td>
</tr>
<tr>
<td>Simulation</td>
</tr>
</tbody>
</table>
## LogiCORE™ IP Facts Table

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Synthesis</td>
<td>N/A</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Support</strong></td>
<td></td>
</tr>
<tr>
<td>Release Notes and Known Issues</td>
<td>Master Answer Record: 69565</td>
</tr>
<tr>
<td>All Vivado IP Change Logs</td>
<td>Master Vivado IP Change Logs: 72775</td>
</tr>
</tbody>
</table>

### Notes:
1. For a complete list of supported devices, see the Vivado IP catalog.
2. For the supported versions of third-party tools, see the [Xilinx Design Tools: Release Notes Guide](https://www.xilinx.com).
Overview

The Reset VIP core generates different kinds of reset signals during simulation. The Reset VIP can be configured in two different modes:

- Reset master VIP
- Reset pass-through VIP

The following figure shows the Reset master VIP which generates a reset signal and sends it to the reset system. The asynchronous reset is set to YES.

*Figure 1: Reset Master VIP*

![SystemVerilog Interface](image1)

The following figure shows the Reset master VIP with `sync_clk_in`. The asynchronous reset is set to NO.

*Figure 2: Reset Master VIP (sync_clk_in)*

![SystemVerilog Interface](image2)

The following figure shows the Reset pass-through VIP passing the reset signal which it receives. It can be configured in simulation to be pass-through or master. The asynchronous reset is set to YES.

*Figure 3: Reset Pass-through VIP*

![SystemVerilog Interface](image3)
The following figure shows the Reset pass-through VIP with \texttt{sync\_clk\_in}. The asynchronous reset is set to NO.

### Feature Summary

The Reset VIP core can be configured in master or in pass-through mode.

### Applications

The Reset VIP core is for verification and system engineers who want to generate reset signals.

### Licensing and Ordering

This Xilinx\textsuperscript{®} LogiCORE\textsuperscript{™} IP module is provided at no additional cost with the Xilinx Vivado\textsuperscript{®} Design Suite under the terms of the Xilinx End User License.

Information about other Xilinx\textsuperscript{®} LogiCORE\textsuperscript{™} IP modules is available at the Xilinx Intellectual Property page. For information about pricing and availability of other Xilinx\textsuperscript{®} LogiCORE IP modules and tools, contact your local Xilinx sales representative.
Chapter 3

Product Specification

This chapter includes information on performance, parameters, and port descriptions.

Performance

The Reset VIP core synthesizes to wires and does not impact performance.

User Parameters

The following table shows the Reset VIP core user parameters.

Table 1: Reset VIP User Parameters

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Format/Range</th>
<th>Default Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTERFACE_MODE</td>
<td>Type: string Value range: PASS_THROUGH, MASTER</td>
<td>PASS_THROUGH</td>
<td>Used to control the mode of protocol to be configured as master or pass-through.</td>
</tr>
<tr>
<td>RST_POLARITY</td>
<td>Type: string Value range: ACTIVE_LOW, ACTIVE_HIGH</td>
<td>ACTIVE_LOW</td>
<td>Used to control the polarity of the reset pin.</td>
</tr>
<tr>
<td>ASYNCHRONOUS</td>
<td>Type: string Value range: YES, NO</td>
<td>NO</td>
<td>Used to control whether reset is asynchronous/ synchronous to clock.</td>
</tr>
</tbody>
</table>

Port Descriptions

The table shows the Reset VIP independent port descriptions.

Table 2: Reset VIP Independent Port Descriptions

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>I/O</th>
<th>Default</th>
<th>Width</th>
<th>Description</th>
<th>Enablement</th>
</tr>
</thead>
<tbody>
<tr>
<td>rst_in</td>
<td>I</td>
<td></td>
<td>1</td>
<td>Reset input</td>
<td>In pass-through mode only</td>
</tr>
<tr>
<td>Signal Name</td>
<td>I/O</td>
<td>Default</td>
<td>Width</td>
<td>Description</td>
<td>Enablement</td>
</tr>
<tr>
<td>-------------</td>
<td>-----</td>
<td>---------</td>
<td>-------</td>
<td>-------------------</td>
<td>-----------------------------------------</td>
</tr>
<tr>
<td>rst_out</td>
<td>O</td>
<td></td>
<td>1</td>
<td>Reset output</td>
<td>Always ON</td>
</tr>
<tr>
<td>sync_clk</td>
<td>I</td>
<td>OFF</td>
<td>1</td>
<td>Synchronous clk input</td>
<td>When ASYNCHRONOUS is NO</td>
</tr>
</tbody>
</table>
Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

General Design Guidelines

The Reset VIP core should be inserted into a system as shown in the following figures for Reset master VIP and Reset pass-through VIP.

*Note:* When the Reset VIP is configured with Asynchronous mode set to NO, \( sync\_clk \) is added to the figures below.

*Figure 5: Reset Master VIP Example Topology*

![Reset Master VIP Example Topology](image-url)
Clocking

This section is not applicable for this IP core.

Resets

This section is not applicable for this IP core.
Chapter 5

Design Flow Steps

This section describes customizing and generating the core, constraining the core, and the simulation, synthesis, and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- Vivado Design Suite User Guide: Designing with IP (UG896)
- Vivado Design Suite User Guide: Getting Started (UG910)
- Vivado Design Suite User Guide: Logic Simulation (UG900)

Customizing and Generating the Core

This section includes information about using Xilinx® tools to customize and generate the core in the Vivado® Design Suite.

If you are customizing and generating the core in the Vivado IP integrator, see the Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value, run the validate_bd_design command in the Tcl console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

1. Select the IP from the IP catalog.
2. Double-click the selected IP or select the Customize IP command from the toolbar or right-click menu.

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) and the Vivado Design Suite User Guide: Getting Started (UG910).

Figures in this chapter are illustrations of the Vivado IDE. The layout depicted here might vary from the current version.
Customize IP Window

The figure shows the Reset VIP Vivado IDE Component Name screen.

*Figure 7: Customize IP Window*

![Customize IP Window](image)

**Note:** For the runtime parameter descriptions, see the User Parameters table in the Product Specification.

- **Component Name:** The component name is used as the base name of output files generated for the module. Names must begin with a letter and must be composed from characters: a to z, 0 to 9 and "_".

- **Interface Mode:** Controls the mode of protocol to be configured as master or pass-through.

- **Rst Polarity:** Selects the specific reset polarity specification.

- **Asynchronous Reset:** Selects whether the reset is synchronous/asynchronous to the clock.
User Parameters

For the relationship between the fields in the Vivado IDE and the User Parameters (which can be viewed in the Tcl Console), see the User Parameters table in the Product Specification chapter.

Related Information
User Parameters

Output Generation

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896).

The Reset VIP core deliverables are organized in the directory `<project_name>/ <project_name>.srcs/sources_1/ip/<component_name>` and are designated as the `<ip_source_dir>`. The relevant contents or directories are described in the following sections.

Vivado Design Tools Project Files

The Vivado design tools project files are located in the root of the `<ip_source_dir>`.

Table 3: Vivado Design Tools Project Files

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;component_name&gt;.xci</code></td>
<td>Vivado tools IP configuration options file. This file can be imported into any Vivado tools design and be used to generate all other IP source files.</td>
</tr>
<tr>
<td>`&lt;component_name&gt;.{veo</td>
<td>vho}`</td>
</tr>
</tbody>
</table>

IP Sources

The IP sources are held in the subdirectories of the `<ip_source_dir>`.

Table 4: IP Sources

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hdl/*.sv</td>
<td>Reset VIP source files.</td>
</tr>
<tr>
<td>synth/&lt;component_name&gt;.sv</td>
<td>Reset VIP generated top-level file for synthesis. Optional, generated if synthesis target selected.</td>
</tr>
<tr>
<td>sim/&lt;component_name&gt;.sv</td>
<td>Reset VIP generated top-level file for simulation. Optional, generated if simulation target selected.</td>
</tr>
</tbody>
</table>
Reset VIP in Vivado IP Integrator

This section contains information about how to use the Reset VIP in a design and test bench environment. The following figure shows a possible design with the Reset VIPs.

*Figure 8: Reset VIP Design*

![Diagram of Reset VIP Design](image)

The Reset VIP consists of an interface which is used to generate reset signal which is needed in any design.

**Reset Master VIP**

The figure shows the Reset master VIP with its test bench. The test bench has two parts:

- User environment
- Reset master VIP

*Figure 9: Reset Master VIP Test Bench*

![Diagram of Reset Master VIP Test Bench](image)
Finding the Reset VIP Hierarchy Path in IP Integrator

As mentioned earlier, the Reset VIP interface has to be passed to the user environment for use. The following guidelines describe how to find the hierarchy path of the Reset VIP in the IP integrator.

The best method to identify the VIP instance in the hierarchy is after the connection of all the IPs and the validation check. Click the Simulation Settings, set up the tool, and then click Run Simulation. The figure shows the Mentor Graphics Questa Advanced Simulator results. After the hierarchy is identified, it is used in the SystemVerilog test bench to drive the Reset VIP APIs.

Figure 10: Reset VIP Instance in IP Integrator Design Hierarchy

After the Reset VIP is instantiated in the IP integrator design and its hierarchy path found, the next step is using the Reset VIP to generate reset in master mode or produce pass-through VIP in runtime master mode.

Related Information
Example Design

Constraining the Core

Required Constraints
This section is not applicable for this IP core.

Device, Package, and Speed Grade Selections
This section is not applicable for this IP core.
Clock Frequencies
This section is not applicable for this IP core.

Clock Management
This section is not applicable for this IP core.

Clock Placement
This section is not applicable for this IP core.

Banking
This section is not applicable for this IP core.

Transceiver Placement
This section is not applicable for this IP core.

I/O Standard and Placement
This section is not applicable for this IP core.

Simulation
For comprehensive information about Vivado® simulation components, as well as information about using supported third-party tools, see the Vivado Design Suite User Guide: Logic Simulation (UG900).

IMPORTANT! For cores targeting 7 series or Zynq®-7000 devices, UNIFAST libraries are not supported. Xilinx IP is tested and qualified with UNISIM libraries only.

Synthesis and Implementation
The Reset VIP core is a verification IP set to synthesize as wires. There is no implementation for the Reset VIP.
Example Design

This chapter contains information about the example design provided in the Vivado® Design Suite.

**IMPORTANT!** The example design of this IP is customized to the IP configuration. The intent of this example design is to demonstrate how to use the Reset VIP core.

Overview

The following figure shows the Reset VIP core example design with an asynchronous reset.

*Figure 11: Reset VIP Example Design*

This section describes the example tests used to demonstrate the abilities of the Reset VIP core. Example tests are delivered in SystemVerilog. When the core example design is open, the example files are delivered in a standard path test bench and bd design are under directory imports. The packages are under the directory `example.srcs/sources_1/bd/ex_sim/ipshared`.

The example design consists of two components:

- Reset VIP in master mode
- Reset VIP in pass-through mode

In the Reset master VIP, it creates a reset signal and sends it to the Reset pass-through VIP. In the Reset pass-through VIP, it receives a reset signal from the Reset master VIP and sends it out.

The Reset VIP core is not fully autonomous. If the tests are written using the APIs, there are different methods from the user environment to set up the reset signal. Xilinx recommends obtaining all of the members through the APIs instead of accessing them directly.
When the Reset VIP is configured in pass-through mode, it can be changed to master mode in the runtime and then be changed back to pass-through mode based on your requirements. When it is switched to runtime master mode, it behaves exactly as a Reset master VIP.
Test Bench

This chapter contains information about the test bench for the example design provided in the Vivado® Design Suite.

To open the example design either from the Vivado IP catalog or Vivado IP integrator design, follow these steps:

1. Open a new project and click IP Catalog.
2. Search for Reset Verification IP. Double-click the IP, configure, and generate the IP.
3. Right-click the IP and choose Open IP Example Design....
   
   **Note:** If you have the Reset VIP as one component in the IP integrator design, right-click Reset VIP and click Open IP Example Design....

In both scenarios, a new project with the example design is created. The example design has the master and pass-through VIP connected directly to each other as shown in the figure in the Example Design chapter. The configuration of the example design matches the original VIP configuration.

**Related Information**

Example Design

---

**Reset VIP Example Test Bench and Test**

The following scenarios are covered in the example design:

- Reset pass-through VIP in pass-through mode. The Reset master VIP generates a simple reset signal and passes it to the pass-through VIP.
- Switches Reset pass-through VIP into the runtime master mode and generates a simple reset signal.
Useful Coding Guidelines and Examples

While coding test bench for the Reset VIP, the following requirements must be met. Otherwise, the Reset VIP does not function. These codes are based on asynchronous reset. For synchronous reset, check the example design.

1. Create module test bench as all other standard SystemVerilog test benches.

   module testbench();
   ...
   endmodule

2. To assert reset, use `<hierarchy_path>.IF.assert_reset`.

3. To deassert reset, use `<hierarchy_path>.IF.deassert_reset`.

4. APIs used to switch pass-through VIP into runtime master and runtime pass-through modes are `set_master_mode` and `set_passsthrough_mode`. The following is a simple example design code for the Reset VIP:

```verilog
// Master RST VIP assert_reset
$ComponentName:_exdes_tb.DUT.ex_design.rst_vip_mst.inst.IF.assert_reset();
#0ps;
if( $ComponentName:_exdes_tb.DUT.ex_design.rst_vip_mst.inst.IF.RST ! = $c_rst_polarity:) begin
  $error('reset is not as expected in master VIP assert_reset');
end
#(rst_hold_length);
// Master RST VIP deassert_reset
$ComponentName:_exdes_tb.DUT.ex_design.rst_vip_mst.inst.IF.deassert_reset();
#0ps;
if( $ComponentName:_exdes_tb.DUT.ex_design.rst_vip_mst.inst.IF.RST == $c_rst_polarity:) begin
  $error('reset is not as expected in master VIP deassert_reset');
end
#(wait_length_before_switch_mode);
// Switch Passthrough RST VIP into Master mode
$ComponentName:_exdes_tb.DUT.ex_design.rst_vip_passthrough.inst.set_master_mode();
#(rst_initial_delay );
// Passthrough RST VIP in runtime master mode assert_reset
$ComponentName:_exdes_tb.DUT.ex_design.rst_vip_passthrough.inst.IF.assert_reset();
#0ps;
if( $ComponentName:_exdes_tb.DUT.ex_design.rst_vip_passthrough.inst.IF.RST != $c_rst_polarity:) begin
  $error('reset is not as expected in assert_reset of Passthrough VIP runtime master mode');
end
```
#(rst_hold_length);
// Passthrough RST VIP in runtime master mode deassert_reset
<=:$ComponentName:>_exdes_tb.DUT.ex_design.rst_vip_passthrough.inst.IF.de
assert_reset();
#0ps;
if( <=:$ComponentName:>_exdes_tb.DUT.ex_design.rst_vip_passthrough.inst.I
F.RST == <=:c_rst_polarity:>) begin
  $error('reset is not as expected in deassert_reset of Passthrough
VIP runtime master mode');
end
#(wait_length_before_switch_mode);
<=:$ComponentName:>_exdes_tb.DUT.ex_design.rst_vip_passthrough.inst.set_p
assthrough_mode();
#(wait_length_before_finish);

Related Information

Example Design
Appendix A

Upgrading

This appendix is not applicable for the first release of the core.
Reset VIP APIs

This appendix contains information about the rst_vip_v1_0_top APIs. These APIs can be called through the following code. The set_passthrough_mode and set_master_mode are used to switch the pass-through VIP into different runtime modes. These APIs can be called through the test bench hierarchy pointing to the top. An example would be set_passthrough_mode().

```c
<hierarchy_path>.set_passthrough_mode()
set_passthrough_mode
function void setPassthrough_mode()
//Sets RST VIP passthrough into run time passthrough mode
set_master_mode
function void set_master_mode()
//Sets RST VIP passthrough into run time master mode
```

Related Information
Finding the Reset VIP Hierarchy Path in IP Integrator
Reset VIP Generation and Flow Methodology

This appendix contains information about the Reset VIP agents and flow methodologies.

Core Architecture

Before talking about how to use Reset VIP core, the VIP architecture is described here. Different from other standard Xilinx IP, the Reset VIP core is based on the SystemVerilog interface. The Reset VIP core architecture is shown here.

*Figure 12: Reset VIP Core Architecture*

The Reset VIP core consist of two main layers:

- SystemVerilog signal interface
- Configuration

The SystemVerilog signal interface includes the typical Verilog input/output ports which are `rst_in` and `rst_out`. For more information about usage and list of APIs in the Reset VIP, see the API documentation.
Reset VIP Generation Flow

The following steps outline how to generate a reset using the Reset VIP core.

1. When Reset VIP is in master mode, you decide when reset should be asserted or deasserted. You control reset assert and deassert time:
   - `<hierarchy_path>.IF.assert_reset`: If RST_POLARITY of Reset VIP is High, set reset to be 1, else set reset to be 0.
   - `<hierarchy_path>.IF.deassert_reset`: If RST_POLARITY of Reset VIP is High, set reset to be 0, else set reset to be 1.

2. When Reset VIP is in pass-through mode, you have to first switch it into runtime master mode if you want to assert/deassert reset. The following is the API for reset assert and deassert:
   - `<hierarchy_path>.set_intf_master()`: Use this to set in runtime master mode.
   - `<hierarchy_path>.IF.assert_reset`: If RST_POLARITY of Reset VIP is High, set reset to be 1, else set reset to be 0.
   - `<hierarchy_path>.IF.deassert_reset`: If RST_POLARITY of Reset VIP is High, set reset to be 0, else set reset to be 1.
Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the core, the Xilinx Support web page contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support. The Xilinx Community Forums are also available where members can learn, participate, share, and ask questions about Xilinx solutions.

Documentation

This product guide is the main document associated with the core. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page or by using the Xilinx® Documentation Navigator. Download the Xilinx Documentation Navigator from the Downloads page. For more information about this tool and the features available, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main Xilinx support web page. To maximize your search results, use keywords such as:

- Product name
- Tool message(s)
- Summary of the issue encountered
A filter search is available after results are returned to further target the results.

**Master AR for Core**

AR 69565

**Technical Support**

Xilinx provides technical support on the Xilinx Community Forums for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To ask questions, navigate to the Xilinx Community Forums.
Appendix E

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Documentation Navigator and Design Hubs

Xilinx® Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado® IDE, select Help → Documentation and Tutorials.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the Design Hubs View tab.
- On the Xilinx website, see the Design Hubs page.

Note: For more information on DocNav, see the Documentation Navigator page on the Xilinx website.

References

These documents provide supplemental material useful with this product guide:
Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Section</th>
<th>Revision Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>10/30/2019 Version 1.0</td>
<td>Updated VIP API documentation link.</td>
</tr>
<tr>
<td>References</td>
<td>Updated VIP API documentation link.</td>
</tr>
<tr>
<td></td>
<td>Added Asynchronous/synchronous reset.</td>
</tr>
<tr>
<td></td>
<td>Added sync_clk_in descriptions.</td>
</tr>
<tr>
<td></td>
<td>Added Asynchronous</td>
</tr>
<tr>
<td></td>
<td>Added sync_clk to table.</td>
</tr>
<tr>
<td></td>
<td>Added sync_clk description.</td>
</tr>
<tr>
<td></td>
<td>Updated figure and added Asynchronous Reset description.</td>
</tr>
<tr>
<td></td>
<td>Added asynchronous description.</td>
</tr>
<tr>
<td></td>
<td>Added asynchronous description.</td>
</tr>
<tr>
<td></td>
<td>Added VIP API documentation link.</td>
</tr>
<tr>
<td>11/14/2018 Version 1.0</td>
<td>Updated to latest Vivado Design Suite release.</td>
</tr>
<tr>
<td>04/04/2018 Version 1.0</td>
<td>N/A</td>
</tr>
<tr>
<td>Initial release.</td>
<td>N/A</td>
</tr>
</tbody>
</table>

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY
PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (Identified as "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright 2018–2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.