Performance and Resource Utilization for AXI BRAM Controller v4.0

Vivado Design Suite Release 2017.3

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
DATA_WIDTH
ID_WIDTH
PROTOCOL
SUPPORTS_NARROW_BURST
SINGLE_PORT_BRAM
USE_ECC
FAULT_INJECT
ECC_ONOFF_RESET_VALUE
BMG_INSTANCE
MEM_DEPTH
Clock Input Fmax (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7v2000t flg1925 -2 axi_bram_ctrl_1 32 0 AXI4 0 0 0 0 0 EXTERNAL 8192 s_axi_aclk 399 299 278 136 0 0 0 PRODUCTION 1.10 2014-09-11
xc7v2000t flg1925 -2 axi_bram_ctrl_10 32 0 AXI4LITE 0 1 0 0 0 EXTERNAL 8192 s_axi_aclk 681 34 11 10 0 0 0 PRODUCTION 1.10 2014-09-11
xc7v2000t flg1925 -2 axi_bram_ctrl_2 64 0 AXI4 0 0 0 0 0 EXTERNAL 8192 s_axi_aclk 415 309 378 144 0 0 0 PRODUCTION 1.10 2014-09-11
xc7v2000t flg1925 -2 axi_bram_ctrl_3 128 0 AXI4 0 0 0 0 0 EXTERNAL 8192 s_axi_aclk 423 334 578 170 0 0 0 PRODUCTION 1.10 2014-09-11
xc7v2000t flg1925 -2 axi_bram_ctrl_4 256 0 AXI4 0 0 0 0 0 EXTERNAL 8192 s_axi_aclk 407 394 978 227 0 0 0 PRODUCTION 1.10 2014-09-11
xc7v2000t flg1925 -2 axi_bram_ctrl_5 512 0 AXI4 0 0 0 0 0 EXTERNAL 8192 s_axi_aclk 407 518 1778 358 0 0 0 PRODUCTION 1.10 2014-09-11
xc7v2000t flg1925 -2 axi_bram_ctrl_6 32 0 AXI4 0 1 0 0 0 EXTERNAL 8192 s_axi_aclk 446 208 202 96 0 0 0 PRODUCTION 1.10 2014-09-11
xc7v2000t flg1925 -2 axi_bram_ctrl_7 64 0 AXI4 0 1 0 0 0 EXTERNAL 8192 s_axi_aclk 485 235 302 110 0 0 0 PRODUCTION 1.10 2014-09-11
xc7v2000t flg1925 -2 axi_bram_ctrl_8 128 0 AXI4 0 1 0 0 0 EXTERNAL 8192 s_axi_aclk 469 270 502 148 0 0 0 PRODUCTION 1.10 2014-09-11
xc7v2000t flg1925 -2 axi_bram_ctrl_9 32 0 AXI4LITE 0 0 0 0 0 EXTERNAL 8192 s_axi_aclk 868 21 10 9 0 0 0 PRODUCTION 1.10 2014-09-11

COPYRIGHT

Copyright 2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.