Resource Utilization for Block Memory Generator v8.4

Vivado Design Suite Release 2017.3

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Virtex-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Interface_Type
AXI_Type
AXI_Slave_Type
Memory_Type
Use_Byte_Write_Enable
Byte_Size
Algorithm
Primitive
Assume_Synchronous_Clk
Write_Width_A
Write_Depth_A
Read_Width_A
Operating_Mode_A
Enable_A
Write_Width_B
Read_Width_B
Operating_Mode_B
Enable_B
Register_PortA_Output_of_Memory_Primitives
Register_PortA_Output_of_Memory_Core
Register_PortB_Output_of_Memory_Primitives
Register_PortB_Output_of_Memory_Core
Fill_Remaining_Memory_Locations
Remaining_Memory_Locations
Use_RSTA_Pin
Output_Reset_Value_A
Use_RSTB_Pin
Output_Reset_Value_B
Collision_Warnings
use_bram_block
Fixed clocks (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7vx1140t flg1928 -2 bmg_conf_1 Native AXI4_Full Memory_Slave True_Dual_Port_RAM false 9 Minimum_Area 8kx2 false 36 512 36 WRITE_FIRST Use_ENA_Pin 36 36 WRITE_FIRST Use_ENB_Pin false false false false false 0 true 0 true 0 ALL Stand_Alone clka=50 clkb=50 10 12 6 0 1 0 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_10 Native AXI4_Full Memory_Slave Single_Port_RAM false 9 Minimum_Area 8kx2 false 17 5120 34 WRITE_FIRST Use_ENA_Pin 17 17 WRITE_FIRST Always_Enabled false false false false false 0 true 0 false 0 ALL Stand_Alone clka=50 41 8 5 0 3 0 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_11 Native AXI4_Full Memory_Slave Single_Port_RAM false 9 Fixed_Primitives 1kx18 false 17 5120 34 WRITE_FIRST Use_ENA_Pin 17 17 WRITE_FIRST Always_Enabled false false false false false 0 true 0 false 0 ALL Stand_Alone clka=50 42 8 5 0 3 0 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_12 Native AXI4_Full Memory_Slave Single_Port_RAM false 9 Low_Power 8kx2 false 17 5120 34 WRITE_FIRST Use_ENA_Pin 17 17 WRITE_FIRST Always_Enabled false false false false false 0 true 0 false 0 ALL Stand_Alone clka=50 42 8 5 0 3 0 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_13 Native AXI4_Full Memory_Slave Single_Port_RAM false 9 Minimum_Area 8kx2 false 36 4096 36 WRITE_FIRST Use_ENA_Pin 36 36 WRITE_FIRST Always_Enabled false false false false false 0 true 0 false 0 ALL Stand_Alone clka=50 5 6 3 0 4 0 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_14 Native AXI4_Full Memory_Slave Single_Port_RAM false 9 Fixed_Primitives 512x36 false 36 4096 36 WRITE_FIRST Use_ENA_Pin 36 36 WRITE_FIRST Always_Enabled false false false false false 0 true 0 false 0 ALL Stand_Alone clka=50 45 8 4 0 4 0 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_16 AXI4 AXI4_Full Memory_Slave Simple_Dual_Port_RAM true 8 Minimum_Area 8kx2 true 32 1024 32 READ_FIRST Use_ENA_Pin 32 32 READ_FIRST Use_ENB_Pin false false false false false 0 0 0 ALL Stand_Alone s_aclk=50 162 103 84 0 1 0 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_17 AXI4 AXI4_Full Memory_Slave Simple_Dual_Port_RAM true 8 Minimum_Area 8kx2 true 64 512 64 READ_FIRST Use_ENA_Pin 64 64 READ_FIRST Use_ENB_Pin false false false false false 0 0 0 ALL Stand_Alone s_aclk=50 161 106 89 0 1 0 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_18 AXI4 AXI4_Full Peripheral_Slave Simple_Dual_Port_RAM true 8 Minimum_Area 8kx2 true 32 1024 32 READ_FIRST Use_ENA_Pin 32 32 READ_FIRST Use_ENB_Pin false false false false false 0 0 0 ALL Stand_Alone s_aclk=50 115 59 52 0 1 0 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_19 AXI4 AXI4_Full Peripheral_Slave Simple_Dual_Port_RAM true 8 Minimum_Area 8kx2 true 64 512 64 READ_FIRST Use_ENA_Pin 64 64 READ_FIRST Use_ENB_Pin false false false false false 0 0 0 ALL Stand_Alone s_aclk=50 111 57 50 0 1 0 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_2 Native AXI4_Full Memory_Slave True_Dual_Port_RAM false 9 Minimum_Area 8kx2 false 36 512 36 WRITE_FIRST Use_ENA_Pin 36 36 WRITE_FIRST Use_ENB_Pin true false true false false 0 true 0 true 0 ALL Stand_Alone clka=50 clkb=50 10 12 6 0 1 0 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_3 Native AXI4_Full Memory_Slave True_Dual_Port_RAM false 9 Minimum_Area 8kx2 false 17 5120 17 WRITE_FIRST Use_ENA_Pin 17 17 WRITE_FIRST Use_ENB_Pin false false false false false 0 true 0 true 0 ALL Stand_Alone clka=50 clkb=50 50 18 12 0 2 1 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_4 Native AXI4_Full Memory_Slave True_Dual_Port_RAM false 9 Minimum_Area 8kx2 false 17 5120 17 WRITE_FIRST Use_ENA_Pin 17 17 WRITE_FIRST Use_ENB_Pin true false true false false 0 true 0 true 0 ALL Stand_Alone clka=50 clkb=50 52 24 12 0 2 1 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_5 Native AXI4_Full Memory_Slave True_Dual_Port_RAM false 9 Minimum_Area 8kx2 false 17 5120 17 WRITE_FIRST Use_ENA_Pin 17 17 WRITE_FIRST Use_ENB_Pin false true false true false 0 true 0 true 0 ALL Stand_Alone clka=50 clkb=50 44 40 38 0 2 1 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_6 Native AXI4_Full Memory_Slave True_Dual_Port_RAM false 9 Minimum_Area 8kx2 false 17 5120 17 WRITE_FIRST Use_ENA_Pin 17 17 WRITE_FIRST Use_ENB_Pin true true true true false 0 true 0 true 0 ALL Stand_Alone clka=50 clkb=50 40 46 36 0 2 1 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_7 Native AXI4_Full Memory_Slave Single_Port_RAM false 9 Minimum_Area 8kx2 false 17 5120 17 WRITE_FIRST Use_ENA_Pin 17 17 WRITE_FIRST Always_Enabled true false false false false 0 true 0 false 0 ALL Stand_Alone clka=50 26 12 6 0 2 1 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_8 Native AXI4_Full Memory_Slave Single_Port_RAM false 9 Minimum_Area 8kx2 false 17 5120 17 WRITE_FIRST Use_ENA_Pin 17 17 WRITE_FIRST Always_Enabled false true false false false 0 true 0 false 0 ALL Stand_Alone clka=50 22 20 19 0 2 1 PRODUCTION 1.11 2014-09-11
xc7vx1140t flg1928 -2 bmg_conf_9 Native AXI4_Full Memory_Slave Single_Port_RAM false 9 Minimum_Area 8kx2 false 17 5120 17 WRITE_FIRST Use_ENA_Pin 17 17 WRITE_FIRST Always_Enabled true true false false false 0 true 0 false 0 ALL Stand_Alone clka=50 20 23 17 0 2 1 PRODUCTION 1.11 2014-09-11

COPYRIGHT

Copyright 2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.