Performance and Resource Utilization for Complex Multiplier v6.0

Vivado Design Suite Release 2019.1

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7k480t ffg901 -1 k7_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 544 20 82 3 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 544 147 272 3 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 358 1003 974 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 544 2 3 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 544 20 84 3 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 314 1813 1662 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 533 27 81 8 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 544 94 313 6 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 533 282 594 12 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 297 3596 3579 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k480t ffg901 -1 k7_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 544 102 332 16 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku115 flva1517 -1 ku_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 653 20 148 3 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 588 146 272 3 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 363 1003 974 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 631 2 3 4 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 653 20 166 3 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 336 1813 1662 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 631 27 97 8 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 631 94 362 6 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 593 282 677 12 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 347 3596 3579 0 0 0 PRODUCTION 1.26 12-04-2018
xcku115 flva1517 -1 ku_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 631 102 332 16 0 0 PRODUCTION 1.26 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku13p ffve900 -1 kup_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 833 20 148 3 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 828 146 272 3 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 582 1003 974 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 833 2 3 4 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 833 20 150 3 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 522 1813 1662 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 833 27 97 8 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 811 94 313 6 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 774 282 645 12 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 489 3596 3579 0 0 0 PRODUCTION 1.23 03-18-2019
xcku13p ffve900 -1 kup_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 822 102 377 16 0 0 PRODUCTION 1.23 03-18-2019

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7vx690t ffg1157 -1 v7_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 544 20 82 3 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 538 147 272 3 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 363 1003 974 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 544 2 3 4 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 544 20 84 3 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 319 1813 1662 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 544 27 81 8 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 544 94 313 6 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 533 282 594 12 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 265 3596 3579 0 0 0 PRODUCTION 1.11 2014-09-11
xc7vx690t ffg1157 -1 v7_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 544 102 332 16 0 0 PRODUCTION 1.11 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcvu160 flgb2104 -1 vu_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 653 20 180 3 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 577 145 272 3 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 369 1003 974 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 631 2 3 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 653 20 166 3 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 341 1813 1662 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 631 27 112 8 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 631 92 313 6 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 625 282 610 12 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 352 3596 3579 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu160 flgb2104 -1 vu_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 631 102 630 16 0 0 PRODUCTION 1.27 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcvu9p flgb2104 -1 vup_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 833 20 164 3 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 833 146 288 3 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 582 1003 974 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 833 2 3 4 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 833 20 150 3 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 538 1813 1662 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 790 27 81 8 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 822 94 313 6 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 774 282 594 12 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 500 3596 3579 0 0 0 PRODUCTION 1.23 03-18-2019
xcvu9p flgb2104 -1 vup_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 822 102 332 16 0 0 PRODUCTION 1.23 03-18-2019

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
APortWidth
BPortWidth
MultType
OptimizeGoal
FlowControl
RoundMode
OutputWidth
Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xczu9eg ffvb1156 -1 zup_1_16x16 16 16 Use_Mults Resources NonBlocking Truncate 33 aclk 833 20 148 3 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_16x16_blocking 16 16 Use_Mults Resources Blocking Truncate 33 aclk 790 146 272 3 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_16x16_lut_round 16 16 Use_LUTs Resources NonBlocking Random_Rounding 32 aclk 577 1003 974 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_16x16_perf_round 16 16 Use_Mults Performance NonBlocking Random_Rounding 32 aclk 833 2 3 4 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_16x16_round 16 16 Use_Mults Resources NonBlocking Random_Rounding 32 aclk 833 20 166 3 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_32x16_lut_round 32 16 Use_LUTs Resources NonBlocking Random_Rounding 48 aclk 538 1813 1662 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_32x16_perf_round 32 16 Use_Mults Performance NonBlocking Random_Rounding 48 aclk 833 27 81 8 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_32x16_round 32 16 Use_Mults Resources NonBlocking Random_Rounding 48 aclk 828 94 313 6 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_32x32 32 32 Use_Mults Resources NonBlocking Random_Rounding 64 aclk 774 282 611 12 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_32x32_luts 32 32 Use_LUTs Resources NonBlocking Random_Rounding 64 aclk 516 3596 3579 0 0 0 PRODUCTION 1.25 05-09-2019
xczu9eg ffvb1156 -1 zup_1_32x32_perf 32 32 Use_Mults Performance NonBlocking Random_Rounding 64 aclk 822 102 411 16 0 0 PRODUCTION 1.25 05-09-2019

COPYRIGHT

Copyright 2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.