Resource Utilization for DisplayPort v7.0

Vivado Design Suite Release 2016.2

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Kintex-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Data_flow_direction
GT_Data_Width
Number_of_Lanes
Enable_of_Audio_Channels
Number_of_Audio_Channels
Protocol_Selection
Link_Rate
MST_Enable
Number_of_MST_Streams
Max_Bits_Per_Color
Quad_Pixel_Enable
Dual_Pixel_Enable
YCRCB_Enable
aux_io_type
SupportLevel
Fixed clocks (MHz) LUTs FFs LUT-FF Pairs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7k325t ffg900 -2 Rx_RGB_10_2lane_1pixel_SST_2B Receive_Sink_Core 2 2 false DP_1_2 5.4 false 10 false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 5938 6029 2259 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_10_2lane_1pixel_SST_4B Receive_Sink_Core 4 2 false DP_1_2 5.4 false 10 false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 10244 7348 3018 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_10_4lane_4pixel_MSTx4_2B Receive_Sink_Core 2 4 false DP_1_2 5.4 true 4 10 true false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 25886 24551 10469 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_10_4lane_4pixel_MSTx4_4B Receive_Sink_Core 4 4 false DP_1_2 5.4 true 4 10 true false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 69498 38488 19519 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_16_4lane_1pixel_SST_2B Receive_Sink_Core 2 4 false DP_1_2 5.4 false 16 false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 8776 8966 3194 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_16_4lane_1pixel_SST_4B Receive_Sink_Core 4 4 false DP_1_2 5.4 false 16 false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 18292 11617 4896 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_2lane_1pixel_SST_2B Receive_Sink_Core 2 2 false DP_1_2 5.4 false 8 false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 5806 5939 2218 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_2lane_1pixel_SST_2B_with_audio Receive_Sink_Core 2 2 true DP_1_2 5.4 false 8 false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 m_aud_axis_aclk=25 rx_vid_clk=152 s_axi_aclk=50 8146 7718 2941 0 0 1 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_2lane_1pixel_SST_4B Receive_Sink_Core 4 2 false DP_1_2 5.4 false 8 false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 9722 7270 2990 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_2lane_1pixel_SST_4B_with_audio Receive_Sink_Core 4 2 true DP_1_2 5.4 false 8 false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 m_aud_axis_aclk=25 rx_vid_clk=152 s_axi_aclk=50 12780 9932 4126 0 0 1 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_4lane_4pixel_MSTx2_2B Receive_Sink_Core 2 4 false DP_1_2 5.4 true 2 8 true false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 15151 14653 6055 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_4lane_4pixel_MSTx2_4B Receive_Sink_Core 4 4 false DP_1_2 5.4 true 2 8 true false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 35917 22041 10634 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_4lane_4pixel_MSTx4_2B Receive_Sink_Core 2 4 false DP_1_2 5.4 true 4 8 true false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 24826 23821 10118 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_4lane_4pixel_MSTx4_4B Receive_Sink_Core 4 4 false DP_1_2 5.4 true 4 8 true false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 65383 37816 19126 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_4lane_4pixel_SST_2B Receive_Sink_Core 2 4 false DP_1_2 5.4 false 8 true false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 8088 8424 3020 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_4lane_4pixel_SST_2B_with_audio_2CH Receive_Sink_Core 2 4 true DP_1_2 5.4 false 8 true false false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 m_aud_axis_aclk=25 rx_vid_clk=152 s_axi_aclk=50 10261 10281 3714 0 0 1 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_4lane_4pixel_SST_2B_with_audio_8CH Receive_Sink_Core 2 4 true 8 DP_1_2 5.4 false 8 true false false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 m_aud_axis_aclk=25 rx_vid_clk=152 s_axi_aclk=50 10261 10281 3714 0 0 1 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_4lane_4pixel_SST_4B Receive_Sink_Core 4 4 false DP_1_2 5.4 false 8 true false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 16279 11044 4507 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_4lane_4pixel_SST_4B_with_audio_2CH Receive_Sink_Core 4 4 true DP_1_2 5.4 false 8 true false false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 m_aud_axis_aclk=25 rx_vid_clk=152 s_axi_aclk=50 19241 13928 5675 0 0 1 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_RGB_8_4lane_4pixel_SST_4B_with_audio_8CH Receive_Sink_Core 4 4 true 8 DP_1_2 5.4 false 8 true false false 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 m_aud_axis_aclk=25 rx_vid_clk=152 s_axi_aclk=50 19241 13928 5675 0 0 1 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_YCrCb_10_4lane_4pixel_MSTx4_2B Receive_Sink_Core 2 4 false DP_1_2 5.4 true 4 10 true true 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 25932 24775 10452 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Rx_YCrCb_10_4lane_4pixel_MSTx4_4B Receive_Sink_Core 4 4 false DP_1_2 5.4 true 4 10 true true 0 0 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_rx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 rx_vid_clk=152 s_axi_aclk=50 69522 38520 19462 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_10_2lane_1pixel_SST_2B Transmit_Source_Core 2 2 false DP_1_2 5.4 false 10 false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 4180 4385 1205 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_10_2lane_1pixel_SST_4B Transmit_Source_Core 4 2 false DP_1_2 5.4 false 10 false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 5920 5191 1532 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_10_4lane_4pixel_MSTx4_2B Transmit_Source_Core 2 4 false DP_1_2 5.4 true 4 10 true false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 tx_vid_clk_stream2=152 tx_vid_clk_stream3=152 tx_vid_clk_stream4=152 21760 17116 6940 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_10_4lane_4pixel_MSTx4_4B Transmit_Source_Core 4 4 false DP_1_2 5.4 true 4 10 true false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 tx_vid_clk_stream2=152 tx_vid_clk_stream3=152 tx_vid_clk_stream4=152 36540 23926 10437 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_16_4lane_4pixel_SST_2B Transmit_Source_Core 2 4 false DP_1_2 5.4 false 16 true false false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 6513 6690 2057 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_16_4lane_4pixel_SST_4B Transmit_Source_Core 4 4 false DP_1_2 5.4 false 16 true false false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 15382 11437 4204 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_8_2lane_1pixel_SST_2B Transmit_Source_Core 2 2 false DP_1_2 5.4 false 8 false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 4051 4313 1189 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_8_2lane_1pixel_SST_2B_with_audio Transmit_Source_Core 2 2 true DP_1_2 5.4 false 8 false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=270 aud_clk=25 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_aud_axis_aclk=25 s_axi_aclk=50 tx_vid_clk=152 5266 5688 1671 0 0 1 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_8_2lane_1pixel_SST_4B Transmit_Source_Core 4 2 false DP_1_2 5.4 false 8 false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 5708 5107 1528 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_8_2lane_1pixel_SST_4B_with_audio Transmit_Source_Core 4 2 true DP_1_2 5.4 false 8 false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_2_i/gtxe2_i/TXOUTCLK=135 aud_clk=25 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_aud_axis_aclk=25 s_axi_aclk=50 tx_vid_clk=152 7292 6650 2117 0 0 1 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_8_4lane_4pixel_MSTx2_2B Transmit_Source_Core 2 4 false DP_1_2 5.4 true 2 8 true false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 tx_vid_clk_stream2=152 11651 10361 3917 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_8_4lane_4pixel_MSTx2_4B Transmit_Source_Core 4 4 false DP_1_2 5.4 true 2 8 true false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 tx_vid_clk_stream2=152 19226 14235 5858 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_8_4lane_4pixel_MSTx4_2B Transmit_Source_Core 2 4 false DP_1_2 5.4 true 4 8 true false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 tx_vid_clk_stream2=152 tx_vid_clk_stream3=152 tx_vid_clk_stream4=152 20386 16540 6640 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_8_4lane_4pixel_MSTx4_4B Transmit_Source_Core 4 4 false DP_1_2 5.4 true 4 8 true false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 tx_vid_clk_stream2=152 tx_vid_clk_stream3=152 tx_vid_clk_stream4=152 34795 23254 10379 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_8_4lane_4pixel_SST_2B Transmit_Source_Core 2 4 false DP_1_2 5.4 false 8 true false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 5864 6162 1899 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_RGB_8_4lane_4pixel_SST_4B Transmit_Source_Core 4 4 false DP_1_2 5.4 false 8 true false 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 8972 7841 2572 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_YCrCb_10_4lane_4pixel_MSTx4_2B Transmit_Source_Core 2 4 false DP_1_2 5.4 true 4 10 true true 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=270 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=270 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 tx_vid_clk_stream2=152 tx_vid_clk_stream3=152 tx_vid_clk_stream4=152 22186 17148 7004 0 0 0 PRODUCTION 1.12 2014-09-11
xc7k325t ffg900 -2 Tx_YCrCb_10_4lane_4pixel_MSTx4_4B Transmit_Source_Core 4 4 false DP_1_2 5.4 true 4 10 true true 0 0 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/RXOUTCLK=135 DUT/inst/core_top_inst/dport_tx_phy_inst/gt_wrapper_inst/gt0_gt_7_series_wrapper_4_i/gtxe2_i/TXOUTCLK=135 common_qpll_clk=5405 common_qpll_ref_clk=135 lnk_clk_ibufds=135 s_axi_aclk=50 tx_vid_clk=152 tx_vid_clk_stream2=152 tx_vid_clk_stream3=152 tx_vid_clk_stream4=152 37047 23958 10633 0 0 0 PRODUCTION 1.12 2014-09-11

COPYRIGHT

Copyright 2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.