Resource Utilization for HDMI 1.4/2.0 Transmitter Subsystem v3.1

Vivado Design Suite Release 2020.2

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Versal ACAP

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
C_INCLUDE_HDCP_1_4
C_INCLUDE_HDCP_2_2
C_MAX_BITS_PER_COMPONENT
C_INPUT_PIXELS_PER_CLOCK
C_HYSTERESIS_LEVEL
C_ADDR_WIDTH
C_INCLUDE_LOW_RESO_VID
C_VID_INTERFACE
C_INCLUDE_YUV420_SUP
Fixed clocks (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvc1902 vsva2197 3HP VERSAL_conf_01 true false 8 2 741 10 false 2 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=297 7897 10301 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vsva2197 2MP VERSAL_conf_02 true true 10 2 203 11 false 0 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 s_axis_video_aclk=300 video_clk=297 23014 20786 0 4 2 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1902 vsvd1760 3HP VERSAL_conf_03 true false 8 4 777 10 true 2 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 9148 11262 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1902 viva1596 2MP VERSAL_conf_04 true false 16 2 749 11 false 2 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=297 8059 10495 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vsvd1760 1MP VERSAL_conf_05 false false 12 4 119 12 false 2 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 6005 7459 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1802 vsvd1760 1LP VERSAL_conf_06 true false 8 4 181 13 false 2 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 9173 11263 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1802 vsvd1760 1LP VERSAL_conf_07 false false 10 4 639 11 true 1 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 5835 7290 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1902 vsvd1760 1MP VERSAL_conf_08 true false 16 4 807 12 false 2 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 9395 11639 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1802 vsvd1760 1LP VERSAL_conf_09 false true 10 4 352 13 true 2 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 19777 14959 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1802 vsvd1760 1LP VERSAL_conf_10 false true 10 2 123 11 true 0 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 s_axis_video_aclk=300 video_clk=297 19967 17279 0 3 1 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vsvd1760 3HP VERSAL_conf_11 true true 10 2 915 13 false 1 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=297 21433 17364 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vfvc1760 1MP VERSAL_conf_12 false false 10 2 242 11 false 1 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=297 4331 5519 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1902 viva1596 2MP VERSAL_conf_13 false false 8 2 725 11 true 1 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=297 4295 5471 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vsvd1760 1LP VERSAL_conf_14 true false 8 4 732 12 true 2 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 9173 11263 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1802 vsvd1760 2MP VERSAL_conf_15 false true 16 4 704 13 true 0 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 s_axis_video_aclk=150 video_clk=149 21674 19173 0 44 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1902 vsva2197 3HP VERSAL_conf_16 false true 10 4 893 12 true 2 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 19742 14958 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1802 vsvd1760 3HP VERSAL_conf_17 false true 16 2 839 12 false 0 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 s_axis_video_aclk=300 video_clk=297 19964 17325 0 11 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1902 viva1596 1LP VERSAL_conf_18 false false 8 2 111 13 false 2 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=297 4352 5492 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vfvc1760 1LP VERSAL_conf_19 false true 12 4 11 5 true 1 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 19741 14984 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1902 vsvd1760 2MP VERSAL_conf_20 false true 10 4 241 11 false 0 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 s_axis_video_aclk=150 video_clk=149 21275 18490 0 8 1 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1902 vsvd1760 2MP VERSAL_conf_21 false true 12 4 481 10 false 2 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 19817 15054 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vsvd1760 1LHP VERSAL_conf_22 true false 10 4 877 13 true 1 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 9117 11285 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vfvc1760 1LP VERSAL_conf_23 true false 10 4 1006 13 false 0 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 s_axis_video_aclk=150 video_clk=149 10861 15069 0 29 1 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1902 vsvd1760 3HP VERSAL_conf_24 true false 16 2 244 12 true 2 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=297 8058 10495 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1902 vsvd1760 2MP VERSAL_conf_25 true false 16 2 262 10 true 1 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=297 8009 10472 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vsva2197 2HP VERSAL_conf_26 false true 10 4 235 12 true 0 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 s_axis_video_aclk=150 video_clk=149 21544 18774 0 15 1 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vsvd1760 2MP VERSAL_conf_27 false false 10 4 285 13 false 2 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 5927 7363 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vsvd1760 2MP VERSAL_conf_28 true false 10 2 115 13 false 1 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=297 7880 10328 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvm1802 vsva2197 1MP VERSAL_conf_29 false false 10 4 737 11 false 0 true link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 s_axis_video_aclk=150 video_clk=149 7639 11187 0 8 1 ENGINEERING-SAMPLE 1.04 10-18-2020
xcvc1902 vsva2197 1LP VERSAL_conf_30 true false 12 4 743 12 false 1 false link_clk=149 s_axi_cpu_aclk=100 s_axis_audio_aclk=100 video_clk=149 9204 11382 0 0 0 ENGINEERING-SAMPLE 1.04 10-18-2020

COPYRIGHT

Copyright 2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.