

# **LogiCORE™ IP Soft Error Mitigation Controller v2.1**

## ***User Guide***

UG764 June 22, 2011



The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

© 2010-2011 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
09/21/10	1.0	Initial Xilinx release.
12/14/10	2.0	Updated core to v1.2 and ISE to v12.4.
03/01/11	3.0	Updated core to v1.3 and ISE to v13.1.
06/22/2011	4.0	Updated core to v2.1 and ISE Design Suite to v13.2. Added support for Spartan-6 devices.

# Table of Contents

---

Revision History .....	2
<b>Schedule of Figures</b> .....	7
<b>Schedule of Tables</b> .....	9
<b>Preface: About This Guide</b>	
Guide Contents .....	11
Additional Resources .....	11
Conventions .....	12
Typographical .....	12
Online Document .....	13
<b>Chapter 1: Introduction</b>	
About the Core .....	15
Licensing .....	15
System Requirements .....	15
Recommended Design Experience .....	15
Additional Core Resources .....	16
Technical Support .....	16
Feedback .....	16
SEM Controller .....	16
Documentation .....	16
References .....	17
<b>Chapter 2: Soft Error Overview</b>	
Overview .....	19
Reliability Estimation .....	20
Observations .....	21
Strategies for Mitigating Soft Errors in Configuration Memory .....	21
Scheduled Maintenance Strategy .....	22
Emergency Maintenance Strategy .....	22
Running Repairs Strategy .....	23
Combined Strategy .....	24
<b>Chapter 3: Core Overview</b>	
Overview .....	25
Controller Interfaces .....	26
ICAP Interface .....	26
FRAME_ECC Interface (Virtex-6 only) .....	27
Status Interface .....	28
Error Injection Interface .....	29

Monitor Interface .....	29
Fetch Interface .....	29

## Chapter 4: Example Design Overview

Overview .....	31
Example Design Interfaces .....	33
Status Interface .....	33
Clock Interface .....	33
Monitor Interface .....	34
External Interface .....	34
Error Injection Interface .....	34
Userapp Interface .....	35
Additional Information for I/O Pin Interfaces .....	35

## Chapter 5: Generating the Solution

Creating a Project .....	37
Configuring the Solution .....	37
Component Name and Symbol .....	38
Controller Options: Enable Error Injection .....	38
Controller Options: Enable Error Correction .....	39
Controller Options: Error Correction Method .....	39
Controller Options: Enable Error Classification .....	39
Controller Options: Controller Clock Frequency .....	40
Example Design Options: Error Injection Shim .....	40
Example Design Options: Data Retrieval Shim .....	41
Reviewing the Configuration .....	41
Generating the Solution .....	41
Reviewing the Deliverables .....	42
<project directory> .....	42
<project directory>/<component name> .....	43
<component name>/doc .....	43
<component name>/example design .....	43
<component name>/implement .....	44
<component name>/implement/results .....	44
<component name>/implement/synplify .....	44
<component name>/implement/xst .....	44
Generating ChipScope Files .....	45

## Chapter 6: Building the Solution

Implementing the Example Design .....	47
Creating the External Memory Programming File .....	48

## Chapter 7: Design Constraints

Contents of the User Constraints File .....	49
Device Selection Constraint .....	49
Controller Constraints .....	49
Example Design Constraints .....	50

## Chapter 8: Applying the Solution

<b>Interface Level</b>	55
Clock Interface	55
Status Interface	56
Userapp Interface	57
Monitor Interface	58
External Interface	59
SPI Bus Clock Waveform and Timing Budget	61
SPI Bus Transmit Waveform and Timing Budget	62
SPI Bus Receive Waveform and Timing Budget	64
SPI Bus Timing Budget Conclusions	71
Error Injection Interface	71
<b>Behavior Level</b>	72
Controller Activity	72
Initialization	72
Observation	73
Correction	73
Classification	73
Idle	74
Injection	74
Fatal Error	74
Error Injection Interface Commands	75
Directed State Changes	75
Error Injection	75
Monitor Interface Commands	77
Directed State Changes	77
Status Report	77
Error Injection	77
Monitor Interface Messages	77
Initialization Report	77
Command Prompt	78
State Change Report	78
Flag Change Report	78
Status Report	78
Error Detection Report	79
Error Correction Report	79
Error Classification Report	80
<b>System Level</b>	80
Solution Reliability Estimates	80
Estimation Data	81
Sample Virtex-6 Reliability Estimation	82
Sample Spartan-6 Reliability Estimation	82
Solution Latency Estimates	83
Estimation Data	83
Start-Up Latency	83
Error Detection Latency	84
Error Correction Latency	85
Error Classification Latency	86
Sources of Additional Latency	88
Sample Latency Estimation	88
Supervisory Considerations	89

## Chapter 9: Customizing the Solution

<b>HID Shim Customizations</b> .....	91
<b>MON Shim Customizations</b> .....	91
Increase Bit Rate .....	91
Increase Buffer Depth .....	92
Replace with Alternate Function .....	92
Removal .....	94
<b>EXT Shim Customizations</b> .....	94
Replace with Alternate Function .....	94

## Chapter 10: Additional Considerations

<b>Unsupported Features and Limitations</b> .....	97
<b>No Controller Reset</b> .....	98
<b>Master Clock Source</b> .....	98
<b>Data Consistency</b> .....	98
<b>Configuration Memory Masking</b> .....	99
Virtex-6 FPGAs .....	99
Spartan-6 FPGAs .....	99

# Schedule of Figures

---

## Chapter 1: Introduction

## Chapter 2: Soft Error Overview

## Chapter 3: Core Overview

<i>Figure 3-1: SEM Controller Ports</i> .....	26
---	----

## Chapter 4: Example Design Overview

<i>Figure 4-1: Example Design Block Diagram</i> .....	32
---	----

<i>Figure 4-2: Example Design Ports</i> .....	33
---	----

## Chapter 5: Generating the Solution

<i>Figure 5-1: Solution Configuration Dialog Box Page 1</i> .....	38
---	----

<i>Figure 5-2: Solution Configuration Dialog Box Page 2</i> .....	41
---	----

## Chapter 6: Building the Solution

## Chapter 7: Design Constraints

## Chapter 8: Applying the Solution

<i>Figure 8-1: Status Interface State Signals Switching Characteristics</i> .....	56
---	----

<i>Figure 8-2: Status Interface Uncorrectable Flag Switching Characteristics</i> .....	57
--	----

<i>Figure 8-3: Status Interface Essential Flag Switching Characteristics</i> .....	57
--	----

<i>Figure 8-4: Status Interface Heartbeat Switching Characteristics</i> .....	57
---	----

<i>Figure 8-5: Monitor Interface Switching Characteristics</i> .....	58
--	----

<i>Figure 8-6: SPI Flash Device Connection, Including Level Translators</i> .....	60
---	----

<i>Figure 8-7: SPI Flash Device Input Clock Requirements</i> .....	61
--	----

<i>Figure 8-8: SPI Flash Device Input Data Capture Requirements</i> .....	62
---	----

<i>Figure 8-9: Input Data Capture Timing</i> .....	63
--	----

<i>Figure 8-10: SPI Flash Device Output Data Switching Characteristics</i> .....	64
--	----

<i>Figure 8-11: Output Data Capture Timing (Hold Analysis)</i> .....	65
--	----

<i>Figure 8-12: Output Data Capture Timing (Setup Analysis)</i> .....	65
---	----

<i>Figure 8-13: Error Injection Interface Timing Requirements</i> .....	72
---	----

<i>Figure 8-14: Enter Idle State Command</i> .....	75
--	----

<i>Figure 8-15: Enter Observation State Command</i> .....	75
---	----

<i>Figure 8-16: Virtex-6 Error Injection Command (Linear Frame Address)</i> .....	75
---	----

<i>Figure 8-17: Spartan-6 Error Injection Command (Linear Frame Address)</i> .....	76
--	----

<i>Figure 8-18: Virtex-6 Error Injection Command (Physical Frame Address)</i> .....	76
---	----

---

<i>Figure 8-19: Spartan-6 Error Injection Command (Physical Frame Address) . . . . .</i>	<i>76</i>
--	-----------

## **Chapter 9: Customizing the Solution**

<i>Figure 9-1: Monitor Interface Transmit Protocol . . . . .</i>	<i>92</i>
<i>Figure 9-2: Monitor Interface Receive Protocol . . . . .</i>	<i>93</i>
<i>Figure 9-3: Fetch Interface Transmit Protocol . . . . .</i>	<i>94</i>
<i>Figure 9-4: Fetch Interface Receive Protocol . . . . .</i>	<i>95</i>

## **Chapter 10: Additional Considerations**



# Schedule of Tables

---

## Chapter 1: Introduction

## Chapter 2: Soft Error Overview

## Chapter 3: Core Overview

Table 3-1: ICAP Interface Signals .....	27
Table 3-2: FRAME_ECC Interface Signals .....	27
Table 3-3: Status Interface Signals .....	28
Table 3-4: Error Injection Interface Signals .....	29
Table 3-5: Monitor Interface Signals .....	29
Table 3-6: Fetch Interface Signals .....	30

## Chapter 4: Example Design Overview

Table 4-1: Clock Interface Details .....	33
Table 4-2: Monitor Interface Details .....	34
Table 4-3: External Interface Details .....	34
Table 4-4: Userapp Interface Details .....	35
Table 4-5: SEM Controller I/O Pin Interface Details .....	35

## Chapter 5: Generating the Solution

Table 5-1: Project Directory .....	42
Table 5-2: Component Name Directory .....	43
Table 5-3: Doc Directory .....	43
Table 5-4: Example Design Directory .....	43
Table 5-5: Implement Directory .....	44

## Chapter 6: Building the Solution

## Chapter 7: Design Constraints

## Chapter 8: Applying the Solution

Table 8-1: External Storage Requirements .....	59
Table 8-2: State Change Report Decoding .....	78
Table 8-3: Flag Change Report Decoding .....	78
Table 8-4: Example Device FIT Data .....	81
Table 8-5: Configuration Bits Per Device Feature .....	81
Table 8-6: Device Scan Times at ICAP Maximum Frequency .....	84
Table 8-7: Typical Error Correction Latency, No Throttling on Monitor Interface .....	85

*Table 8-8: Typical Error Classification Latency, No Throttling on Monitor Interface . . 86*

## **Chapter 9: Customizing the Solution**

## **Chapter 10: Additional Considerations**

# About This Guide

---

The LogiCORE™ IP Soft Error Mitigation Controller User Guide provides information about the Soft Error Mitigation (SEM) Controller. This guide describes how to design with the core by outlining the key interfaces, detailing its behaviors, and providing an operational overview.

## Guide Contents

This manual contains the following chapters:

- [Chapter 1, Introduction](#) describes the core and related information, including licensing, recommended design experience, additional resources, technical support, and submitting feedback to Xilinx.
- [Chapter 2, Soft Error Overview](#) describes soft errors, surveys the reliability issues associated with them, and proposes techniques for mitigating them.
- [Chapter 3, Core Overview](#) overviews the function of the SEM Controller and the interfaces it exposes.
- [Chapter 4, Example Design Overview](#) overviews the function of the SEM Controller system-level design example and the interfaces it exposes.
- [Chapter 5, Generating the Solution](#) provides instructions for generating the SEM Controller solution.
- [Chapter 6, Building the Solution](#) provides details on building the SEM Controller solution.
- [Chapter 7, Design Constraints](#) describes the user constraints file provided with the SEM Controller.
- [Chapter 8, Applying the Solution](#) provides insight into the SEM Controller solution and how to apply it from three different levels, using a bottom-up approach.
- [Chapter 9, Customizing the Solution](#) provides details about customizing the SEM Controller.
- [Chapter 10, Additional Considerations](#) provides information critical to successful application of the SEM Controller in a complete design.

## Additional Resources

To find additional documentation, see the Xilinx website at:

[www.xilinx.com/support/documentation/index.htm](http://www.xilinx.com/support/documentation/index.htm).

To search the Answer Database of silicon, software, and IP questions and answers, or to create a technical support WebCase, see the Xilinx website at:

[www.xilinx.com/support/mysupport.htm](http://www.xilinx.com/support/mysupport.htm).

## Conventions

This document uses the following conventions. An example illustrates each convention.

### Typographical

The following typographical conventions are used in this document:

Convention	Meaning or Use	Example
Courier font	Messages, prompts, and program files that the system displays	speed grade: - 100
<b>Courier bold</b>	Literal commands that you enter in a syntactical statement	<b>ngdbuild</b> <i>design_name</i>
<b>Helvetica bold</b>	Commands that you select from a menu	<b>File → Open</b>
	Keyboard shortcuts	<b>Ctrl+C</b>
<i>Italic font</i>	Variables in a syntax statement for which you must supply values	<b>ngdbuild</b> <i>design_name</i>
	References to other manuals	See the <i>User Guide</i> for more information.
	Emphasis in text	If a wire is drawn so that it overlaps the pin of a symbol, the two nets are <i>not</i> connected.
Dark Shading	Items that are not supported or reserved	This feature is not supported
Square brackets [ ]	An optional entry or parameter. However, in bus specifications, such as <b>bus[ 7:0 ]</b> , they are required.	<b>ngdbuild</b> [ <i>option_name</i> ] <i>design_name</i>
Braces { }	A list of items from which you must choose one or more	<b>lowpwr</b> = { <b>on</b>   <b>off</b> }
Vertical bar	Separates items in a list of choices	<b>lowpwr</b> = { <b>on</b>   <b>off</b> }
Angle brackets < >	User-defined variable or in code samples	<directory name>
Vertical ellipsis . . .	Repetitive material that has been omitted	IOB #1: Name = QOUT' IOB #2: Name = CLKIN' . . .
Horizontal ellipsis ...	Repetitive material that has been omitted	<b>allow block</b> <i>block_name</i> <i>loc1</i> <i>loc2 ... locn</i> ;

Convention	Meaning or Use	Example
Notations	The prefix '0x' or the suffix 'h' indicate hexadecimal notation	A read of address 0x00112975 returned 45524943h.
	An '_n' means the signal is active low	<b>usr_teof_n</b> is active low.

## Online Document

The following conventions are used in this document:

Convention	Meaning or Use	Example
Blue text	Cross-reference link to a location in the current document	See the section “ <a href="#">Additional Resources</a> ” for details. Refer to “ <a href="#">Title Formats</a> ” in <a href="#">Chapter 1</a> for details.
<a href="#">Blue, underlined text</a>	Hyperlink to a website (URL)	Go to <a href="http://www.xilinx.com">www.xilinx.com</a> for the latest speed files.



## Introduction

---

This chapter introduces the Soft Error Mitigation (SEM) Controller core and provides related information, including recommended design experience, additional resources, technical support, and submitting feedback to Xilinx. The SEM Controller is designed to support both Verilog and VHDL design environments.

Soft error mitigation is an emerging concern for commercial FPGA devices although it has been a long-time consideration for aerospace and high-reliability/high-availability applications. This guide covers the implementation and use of the SEM Controller.

### About the Core

The SEM Controller is a Xilinx CORE Generator™ IP core, included in the latest IP update on the Xilinx IP Center. For detailed information about the core, see:

[www.xilinx.com/products/ipcenter/SEM.htm](http://www.xilinx.com/products/ipcenter/SEM.htm).

The SEM Controller can detect, correct, and classify soft errors in the Configuration Memory of an FPGA device. The solution does not prevent soft errors in Configuration Memory; rather, it provides designers with a method to better manage the system-level effects of these events. Careful management of these events increases system reliability and availability.

### Licensing

The SEM Controller core is a free solution. No license key is required to generate the core through CORE Generator.

### System Requirements

The SEM Controller core is not used in isolation, and is intended for integration into a larger design. The system requirements are therefore set by the nature of the larger design.

When the SEM Controller is configured to use the optional error classification function or the optional correction by replace function, the controller requires externally stored data created by the Xilinx implementation tools. The application that creates this data requires a large amount of system RAM. Xilinx recommends the use of a 64-bit operating system with 16 Gb or more of system RAM.

### Recommended Design Experience

The SEM Controller operates at a relatively low frequency. The implementation of the controller in Xilinx FPGA devices is not challenging. However, evaluation of the suitability

of this solution for use in a system and proper application of the solution requires careful analysis and detailed understanding of the system requirements. These considerations are design specific and outside the scope of this document.

Contact your local Xilinx representative for a closer review of your specific requirements.

## Additional Core Resources

For detailed information and updates about the SEM Controller, see the following documents, located on the SEM Controller product page at:

[www.xilinx.com/products/ipcenter/SEM.htm](http://www.xilinx.com/products/ipcenter/SEM.htm)

- *LogiCORE IP Soft Error Mitigation Controller Data Sheet*
- *LogiCORE IP Soft Error Mitigation Controller Release Notes*

## Technical Support

For technical support, go to [www.xilinx.com/support](http://www.xilinx.com/support). Questions are routed to a team with expertise using the SEM Controller.

Xilinx will provide technical support for use of this product as described in the *Soft Error Mitigation Controller User Guide*. Xilinx cannot guarantee timing, functionality, or support of this product for designs that do not follow these guidelines.

## Feedback

Xilinx welcomes comments and suggestions about the SEM Controller and the accompanying documentation.

### SEM Controller

For comments or suggestions about the SEM Controller, please submit a WebCase from [www.xilinx.com/support/clearxpress/websupport.htm](http://www.xilinx.com/support/clearxpress/websupport.htm). Be sure to include the following information:

- Product name
- Core version number
- Explanation of your comments

### Documentation

For comments or suggestions about the SEM Controller documentation, please submit a WebCase from [www.xilinx.com/support/clearxpress/websupport.htm](http://www.xilinx.com/support/clearxpress/websupport.htm). Be sure to include the following information:

- Document title
- Document number
- Page number(s) to which your comments refer
- Explanation of your comments



## References

1. UG360, *Xilinx Virtex-6 FPGA Configuration User Guide*
2. UG380, *Xilinx Spartan-6 FPGA Configuration User Guide*
3. UG116, *Xilinx Device Reliability Report*
4. WP286, *Continuing Experiments of Atmospheric Neutron Effects on Deep Submicron Integrated Circuits*
5. XAPP962, *Single-Event Upset Mitigation for Xilinx FPGA Block Memories*



# *Soft Error Overview*

---

This chapter describes soft errors, surveys the reliability issues associated with them, and proposes techniques for mitigating them. A variety of solutions are possible, and the selection of the best solution is highly application dependent. The SEM Controller is the best solution for highly demanding commercial applications. However, most applications are well served using the integrated silicon soft error mitigation features alone. Xilinx recommends careful consideration of system-level requirements in the decision to use and selection of soft error mitigation solutions.

## Overview

Ionizing radiation is capable of inducing undesired effects in most silicon devices. Broadly, an undesired effect resulting from a single event is called a single event effect (SEE). In most cases, these events do not permanently damage the silicon device; SEEs that result in no permanent damage to the device are called soft errors. However, soft errors have the potential to reduce reliability.

Xilinx devices are designed to have an inherently low susceptibility to soft errors. However, Xilinx also recognizes that soft errors are unavoidable within commercial and practical constraints. As a result, Xilinx has integrated soft error detection and correction capability into many device families.

In many applications, soft errors can simply be ignored. In applications where higher reliability is desired, the integrated soft error detection and correction capability is usually sufficient. In demanding applications, the SEM Controller can ensure an even higher level of reliability.

If a soft error occurs, one or more memory bits are corrupted. The memory bits affected may be in the device configuration memory (which determines the behavior of the design), or may be in design memory elements (which determine the state of the design). The following four memory categories represent a majority of the memory in a device:

- **Configuration Memory.** Storage elements used to configure the function of the design loaded into the device. This includes function block behavior and function block connectivity. This memory is physically distributed across the entire device and represents the largest number of bits. Only a fraction of the bits are essential to the proper operation of any specific design loaded into the device.
- **Block Memory.** High capacity storage elements used to store design state. As the name implies, the bits are clustered into a physical block, with a number of blocks distributed across the entire device. Block Memory represents the second largest number of bits.
- **Distributed Memory.** Medium capacity storage elements used to store design state. This type of memory is present in certain configurable logic blocks (CLBs) and is

distributed across the entire device. Distributed Memory represents the third largest number of bits.

- **Flip Flops.** Low capacity storage elements used to store design state. This type of memory is present in all configurable logic blocks (CLBs) and is distributed across the entire device. Flip Flops represent the fourth largest number of bits.

An extremely small number of additional memory bits exist as internal device control registers and state elements. Soft errors occurring in these areas may result in regional or device-wide interference that is referred to as a single-event functional interrupt (SEFI). Due to the small number of these memory bits, the frequency of SEFI events is considered negligible in this discussion, and these infrequent events are not addressed by the SEM Controller.

Soft error mitigation for the design state in Block Memory, Distributed Memory, and Flip Flops can be performed in the design itself, by applying standard techniques such as error detection and correction codes or redundancy. Soft errors in unused storage elements (those physically present in the device, but unused by the design) are simply ignored. Designers concerned about reliability must assess risk areas in the design and incorporate mitigation techniques for the design state as warranted.

Soft error mitigation for the design function in Configuration Memory is performed using error detection and correction codes.

Configuration Memory is organized as an array of frames, much like a wide static RAM. In many device families, each frame is protected by ECC, with the entire array of frames protected by CRC in all device families. The two techniques are complementary; CRC is incredibly robust for error detection, while ECC provides high resolution of error location.

The SEM Controller builds upon the robust capability of the integrated logic by adding optional capability to classify Configuration Memory errors as either “essential” or “non-essential.” This leverages the fact that only a fraction of the Configuration Memory bits are essential to the proper operation of any specific design.

Without error classification, all Configuration Memory errors must be considered “essential.” With error classification, most errors will be assessed “non-essential” which eliminates false alarms and reduces the frequency errors that require a potentially disruptive system-level mitigation response.

Additionally, the SEM Controller extends the built-in correction capability to accelerate error detection and provides the capability to handle multi-bit errors.

If the extended features offered by the SEM Controller like error injection, error classification and correction by replace are not required, the integrated soft error detection and correction capability in the silicon should be sufficient for SEU mitigation. See UG360, *Virtex-6 FPGA Configuration User Guide* and UG380, *Spartan-6 FPGA Configuration User Guide* for information on how to use the built-in error detection and correction capability.

## Reliability Estimation

As a starting point, a designer’s specification for system reliability should highlight critical sections of the system design and provide a value for the required reliability of each sub-section. Reliability requirements are typically expressed as failures in time (FIT), which is the number of design failures that can be expected in  $10^9$  hours (approximately 114,155 years).

When more than one instance of a design is deployed, the probability of a soft error affecting any one of them increases proportionately. For example, if the design is shipped in 1,000 units of product, the nominal FIT across all deployed units is 1,000 times greater.

This is an important consideration because the nominal FIT of the total deployment can grow large and may represent a service or maintenance burden.

The nominal FIT is different from the probability of an individual unit being affected. Also, the probability of a specific unit incurring a second soft error is determined by the FIT of the individual design and not the deployment. This is an important consideration when assessing suitable soft error mitigation strategies for an application.

The FIT associated with soft errors must not be confused with that of product life expectancy, which considers the replacement or physical repair of some part of a system.

Xilinx device FIT data is reported in UG116, *Device Reliability Report*. To render an estimate, the device FIT data must be combined with additional design-specific data that indicates how many bits of each memory type are used.

## Observations

The data in UG116, *Device Reliability Report*, reveals the overall infrequency of soft errors in devices. Although some memory types clearly contribute more than others, it is important to note that the failure rates involved are so small that most designs need not include any form of soft error mitigation.

The contribution to FIT from Flip Flops is negligible based on the Flip Flop's very low FIT/Mbit and small quantity. However, this does not discount the importance of protecting the design state stored in Flip Flops. If any state stored in Flip Flops is highly important to design operation, the design must contain logic to detect, correct, and recover from soft errors in a manner appropriate to the application.

The contribution to FIT from Distributed Memory and Block Memory can be large in designs where these resources are highly utilized. As previously noted, the FIT contribution can be substantially decreased by using soft error mitigation techniques in the design. For example, Block Memory resources include built-in error detection and correction circuits that can be used in certain Block Memory configurations. For all Block Memory and Distributed Memory configurations, soft error mitigation techniques may be applied using programmable logic resources.

The contribution to FIT from Configuration Memory is large. Without using an error classification technique, all soft errors in Configuration Memory must be considered "essential," and the resulting contribution to FIT will eclipse all other sources combined. Use of error classification reduces the contribution to FIT by no longer considering most soft errors as failures; if a soft error has no effect, it can be corrected without any disruption.

In designs requiring the highest level of reliability, classification of soft errors in Configuration Memory is essential. This capability is provided by the SEM Controller.

## Strategies for Mitigating Soft Errors in Configuration Memory

A soft error in Configuration Memory has the potential to significantly change the design, and unlike design state, the Configuration Memory is not periodically overwritten by a new value. The strategies in this section focus on mitigating the effects of soft errors in Configuration Memory. The strategies discussed are:

- [Scheduled Maintenance Strategy, page 22](#)
- [Emergency Maintenance Strategy, page 22](#)
- [Running Repairs Strategy, page 23](#)

- [Combined Strategy, page 24](#)

Based on the infrequent occurrence of soft errors, designers must carefully consider the disadvantages and costs of adopting a particular strategy as well as its advantages.

## Scheduled Maintenance Strategy

When there is a soft error in a Configuration Memory bit, the effect on the design can be instantaneous or irregularities might not be noticed for a significant time. For example, an error affecting clocks or resets can have an effect almost immediately, but a change to a circuit used to display the hours on a clock might not become apparent for hours.

Some parts of an application are more important than others; it is the important parts to which precautions are applied. It is useful to assess the time a soft error takes to affect a function and to consider the consequences that a failure can have. An important question to ask is if the system is required to maintain operation after a soft error, or is it only required to fail safely? The answer determines the appropriate precautions to take.

When a device is reconfigured, all Configuration Memory bits are written, regardless of the previous state. As a result, previously existing soft errors are removed. Although there are some applications that operate continuously for very long periods of time, very few are required to operate continuously without interruption for the entire product lifetime.

Most applications experience relatively frequent power cycles or periods of inactivity when maintenance can be performed. The scheduled maintenance strategy is intended to fully exploit these opportunities. The best use of the scheduled maintenance strategy exploits every available opportunity to reconfigure the device during normal operation, and reconfigure when it is not playing an active role in the system. No attempt is made to determine if a soft error has occurred; the reconfiguration simply repairs any corruption, if it exists. This is the same concept as performing regular maintenance on a vehicle, where certain parts are replaced at regular intervals even if they appear to be perfectly serviceable.

Even if all errors are corrected by the next scheduled reconfiguration, what happens for the period of time between a soft error and the next reconfiguration? This is when precautions must either maintain service or fail safely as the application requires.

Scheduled reconfiguration corrects any errors that have occurred, and if a design contains precautions to cope with soft errors, this scheme can be acceptable in many applications.

## Emergency Maintenance Strategy

The concept behind the emergency maintenance strategy is the same as a vehicle's "check engine" indicator, which offers notification that a serious issue may exist. The appropriate response is to investigate the problem immediately, rather than wait until the next scheduled maintenance. This means advancing the next reconfiguration of the device when a soft error is detected in Configuration Memory.

The key to the emergency maintenance strategy is detecting if a soft error has occurred in the Configuration Memory. Recent Xilinx devices provide an integrated soft error detection capability for this purpose. When this is used for detection only, it facilitates simple implementation of an emergency maintenance strategy using a CRC-based error detection signal. A description of this feature and how to use it is provided in UG360, *Virtex-6 FPGA Configuration User Guide* and UG380, *Spartan-6 FPGA Configuration User Guide*.

The time to detect the presence of a soft error in Configuration Memory with a CRC-based method depends on the rate at which the integrated soft error detection circuit scans the memory array, as well as the location of the soft error with respect to the scanning process. While the best case represents a fairly immediate detection, the worst case may require nearly two full device scans, with the average time to detection being one device scan. If the maximum detection time can be tolerated before a reconfiguration of the device is initiated, then emergency maintenance using the integrated soft error detection avoids the requirement for any special circuitry. However, shorter detection times are possible.

The SEM Controller uses a detection scheme based on both CRC and ECC. It can be used in a detection only mode. With this scheme, almost all soft errors are detected within one device scan because the ECC checks are performed with much finer granularity than the CRC check. The average detection time is half of a full device scan.

Error detection performed by either solution indicates a change in the Configuration Memory and does not (and cannot) indicate a change to design state. If parts of the design contain important state information, these parts still need precautionary circuits of their own.

In general, use the emergency maintenance strategy when the system can tolerate a configuration fault in the design for the duration of the soft error detection time, until reconfiguration is initiated. The system must also be tolerant of the device down time during reconfiguration.

## Running Repairs Strategy

The running repairs strategy is useful in applications where it is desirable to maintain operation following a soft error, while carrying out localized repair of Configuration Memory content rather than performing a full device reconfiguration.

Given the high probability that a soft error will have no immediate effect on a particular design, this strategy avoids the interruption of service associated with the emergency maintenance strategy.

The integrated soft error detection capability of some Xilinx devices also includes soft error correction capability. When enabled, this feature allows the device to not only detect errors, but also correct the most common type, which are single-bit errors. A description of this feature and how to use it is provided in UG360, *Virtex-6 FPGA Configuration User Guide*, and UG380, *Spartan-6 FPGA Configuration User Guide*.

The SEM Controller expands on the error correction capability in Xilinx devices. The controller can repair single-bit errors using the same method as the integrated function. Or, the core can be configured to replace Configuration Memory content instead of repair it, enabling correction of soft errors of arbitrary size as long as the location of the errors can be identified. This provides extensive correction capability.

Although the running repairs strategy can detect and repair soft errors while the design is active, any soft errors that occur will exist for a short period of time until their correction. A simple, yet very conservative approach is to assume that all soft errors can affect the proper operation of the design. One potential solution is to issue a reset to all important circuits upon detection of an error and then remove the reset after the error has been corrected. Although this interrupts normal operation, it will be of significantly shorter duration than the time required for a full reconfiguration of the device and does not require the additional resource usage associated with design redundancy.

To further minimize interruption of normal operation, the SEM Controller offers an optional soft error classification capability. When this capability is enabled and a soft error is corrected, the core performs a look up to determine if the bit(s) affected by the soft error

were essential to the proper operation of the design. If the correction involved any essential bits, then the error is considered “essential” and may warrant additional action. If the error is “non-essential,” the soft error will have no effect on the design operation, and the error can be corrected while the design continues to operate normally.

## Combined Strategy

Systems requiring the very highest reliability benefit from using a combination of scheduled maintenance, emergency maintenance, and running repairs strategies. This multi-layered approach continues the redundancy concept by using each strategy to provide cover for the next.

When considering the most beneficial combinations for a system, the operation of an aircraft is a useful analogy when reliability is paramount. Once in service, regular maintenance of the aircraft includes the replacement of parts even if there is no visible evidence of a problem. This prevents failures due to wear over time as well as fixing defects missed during in situ inspections. Reconfiguring a device at regular intervals offers similar advantages by correcting possible unseen errors (however remote a possibility) and ensuring a clean start for each period of operation.

Before each flight, checks are made to ensure all important systems on the aircraft are working properly. If the check reveals a fault, the aircraft is grounded until the fault is corrected. Using the built-in error detection to continuously check the Configuration Memory performs a similar function. If a system is in a standby mode and an error is detected, an emergency reconfiguration can be invoked to repair the fault. This avoids the potential of accumulating errors over time and ensures the device is in perfect condition when it enters an operational mode.

Once an aircraft is in flight, any failure is undesirable. An active warning light alerts the crew to the nature of the fault so that they can take appropriate actions. These actions vary depending on the severity and location of the failure. It might be possible to contain the problem and continue to the planned destination, or a diversion and an emergency landing might be required. The most challenging scenario is when the plane must maintain flight because there is no suitable landing site, for example, in the middle of the ocean. In all cases, once the plane has landed, the aircraft is removed from service and repaired before being flown again. This applies even if the fault was considered to be temporary and resolved by the crew during the flight.

In a Xilinx device, the warning is provided when the error detection logic identifies a soft error. In most cases, the soft error does not affect the operation of the design. However, the cases that do impact operation require that appropriate action is taken. If the device can be safely reconfigured immediately, this is the obvious response to the warning. If continuous operation must be maintained, then redundancy and localized repairs (using capability of the SEM Controller) will be required.



## Core Overview

---

This chapter overviews the function of the SEM Controller and the interfaces it exposes. The controller is highly flexible and may be designed into a variety of applications.

The SEM Controller provides users with a method to better manage the system-level effects of soft errors in Configuration Memory. Intelligent management of these events increases reliability and availability and reduces maintenance and downtime costs. The controller has been designed to directly support the “running repairs” strategy although using it to implement other strategies is clearly possible.

As the term “mitigation” implies, the SEM Controller does not prevent soft errors. The controller does not operate on soft errors in Block Memory, Distributed Memory, or Flip Flops. Soft error mitigation in these resources must be addressed by inclusion of precautionary measures in the design such as redundancy or error detection and correction codes.

### Overview

The SEM Controller implements five main functions: initialization, error injection, error detection, error correction, and error classification. All functions, except initialization and detection, are optional; desired functions are selected during the IP core configuration and generation process in the Xilinx CORE Generator.

The controller initializes by bringing the integrated soft error detection capability of the FPGA into a known state after the FPGA enters user mode. After this initialization, the controller endlessly loops, observing the integrated soft error detection status. When an ECC or CRC error is detected, the controller evaluates the situation to identify the Configuration Memory location involved.

Once this is complete, the controller may optionally correct the soft error by repairing it or by replacing the affected bits. The repair method is active partial reconfiguration to perform a localized correction of Configuration Memory using a read-modify-write scheme. This method uses algorithms to identify the error in need of correction. The replace method is also active partial reconfiguration with the same goal, but this method uses a write-only scheme to replace Configuration Memory with original data. This data is provided by the implementation tools and stored outside the controller.

The controller may optionally classify the soft error as essential or non-essential using a lookup table. The lookup table is stored outside the controller and is fetched as required during execution of error classification. This data is also provided by the implementation tools and stored outside the controller.

When the controller is idle, there is an option to accept input from the user to inject errors into Configuration Memory. This function is useful for testing the integration of the controller into a larger system design. Using the error injection capability, system

verification and validation engineers may construct test cases to ensure the complete system responds to soft error events as expected.

## Controller Interfaces

The SEM Controller is the kernel of the soft error mitigation solution. [Figure 3-1](#) shows the SEM Controller ports. These ports are clustered into six groups. Shading indicates port groups that only exist in certain configurations.




Figure 3-1: SEM Controller Ports

The SEM Controller has no reset input or output. It automatically initializes itself with an internal synchronous reset derived from the de-assertion of the global GSR signal.

The controller is a fully synchronous design using `icap_clk` as the single clock. All state elements are synchronous to the rising edge of this clock. As a result, all interfaces are also synchronous to the rising edge of this clock.

### ICAP Interface

This interface is a point-to-point connection between the controller and the ICAP primitive. The ICAP primitive enables read and write access to the registers inside the

FPGA configuration system. The ICAP primitive and the behavior of the signals on this interface are described in UG360, *Xilinx Virtex-6 FPGA Configuration User Guide*.

**Table 3-1: ICAP Interface Signals**

Name	Sense	Direction	Description
icap_busy	HIGH	IN	Receives BUSY output of ICAP.
icap_o[icap_width-1:0]	HIGH	IN	Receives O output of ICAP. The variable icap_width is equal to 32 for Virtex-6 devices and 16 for Spartan-6 devices.
icap_csb	LOW	OUT	Drives CSB input of ICAP.
icap_rdwr	LOW	OUT	Drives RDWRB input of ICAP.
icap_i[icap_width-1:0]	HIGH	OUT	Drives I input of ICAP. The variable icap_width is equal to 32 for Virtex-6 and 16 for Spartan-6 devices.
icap_clk	EDGE	IN	Receives the clock for the design; this also must be applied to the CLK input of ICAP.
icap_request	HIGH	OUT	This signal is reserved for future use. Leave this port OPEN.
icap_grant	HIGH	IN	This signal is reserved for future use. Tie this port to VCC.

## FRAME\_ECC Interface (Virtex-6 only)

This interface is a point to point connection between the controller and the FRAME\_ECC primitive. The FRAME\_ECC primitive is an output-only primitive that provides a window into the soft error detection function resident in the FPGA configuration system. The FRAME\_ECC primitive and the behavior of the signals on this interface are described in UG360, *Xilinx Virtex-6 FPGA Configuration User Guide*.

**Table 3-2: FRAME\_ECC Interface Signals**

Name	Sense	Direction	Description
fecc_crcerr	HIGH	IN	Receives CRCERROR output of FRAME_ECC.
fecc_eccerr	HIGH	IN	Receives ECCERROR output of FRAME_ECC.
fecc_eccerrsingle	HIGH	IN	Receives ECCERRORSINGLE output of FRAME_ECC.
fecc_syndromevalid	HIGH	IN	Receives SYNDROMEVALID output of FRAME_ECC.
fecc_syndrome[12:0]	HIGH	IN	Receives SYNDROME output of FRAME_ECC.
fecc_far[23:0]	HIGH	IN	Receives FAR output of FRAME_ECC.
fecc_synbit[4:0]	HIGH	IN	Receives SYNBIT output of FRAME_ECC.
fecc_synword[6:0]	HIGH	IN	Receives SYNWORD output of FRAME_ECC.

## Status Interface

The Controller Status Interface provides a convenient set of decoded outputs that indicate, at a high level, what the controller is doing.

Table 3-3: Status Interface Signals

Name	Sense	Direction	Description
status_heartbeat	HIGH	OUT	The heartbeat signal is active while status_observation is true. This output will issue a single-cycle high pulse at least once every 128 clock cycles. This signal may be used to implement an external watchdog timer to detect “controller stop” scenarios that may occur if the controller or clock distribution is perturbed by soft errors. When status_observation is false, the behavior of the heartbeat signal is unspecified.
status_initialization	HIGH	OUT	The initialization signal is active during controller initialization, which occurs one time after the design begins operation.
status_observation	HIGH	OUT	The observation signal is active during controller observation of error detection signals. This signal remains active after an error detection while the controller queries the hardware for information.
status_correction	HIGH	OUT	The correction signal is active during controller correction of an error or during transition through this controller state if correction is disabled.
status_classification	HIGH	OUT	The classification signal is active during controller classification of an error or during transition through this controller state if classification is disabled.
status_injection	HIGH	OUT	The injection signal is active during controller injection of an error. When an error injection is complete, and the controller is ready to inject another error or return to observation, this signal returns inactive.
status_essential	HIGH	OUT	The essential signal is an error classification status signal. Prior to exiting the classification state, the controller will set this signal to reflect whether the error occurred on an essential bit(s). Then, the controller exits classification state.
status_uncorrectable	HIGH	OUT	The uncorrectable signal is an error correction status signal. Prior to exiting the correction state, the controller will set this signal to reflect the correctability of the error. Then, the controller exits correction state.

The status\_heartbeat output provides an indication that the controller is active. Although the controller mitigates soft errors, it can also be disrupted by soft errors. For example, the controller clock may be disabled by a soft error. If the status\_heartbeat signal stops, the user can take remedial action.

The status\_initialization, status\_observation, status\_correction, status\_classification, and status\_injection outputs indicate the current controller state. The status\_uncorrectable and status\_essential outputs qualify the nature of detected errors.

Two additional controller state may be decoded from the five controller state outputs. If all five signals are low, the controller is idle (inactive but ready to resume). If all five signals are high, the controller is halted (inactive due to fatal error).

## Error Injection Interface

The controller Error Injection Interface provides a convenient set of inputs to command the controller to inject a bit error into configuration memory.

**Table 3-4: Error Injection Interface Signals**

Name	Sense	Direction	Description
inject_strobe	HIGH	IN	The error injection control is used to indicate an error injection request. The inject_strobe signal should be pulsed high for one cycle concurrent with the application of a valid address to the inject_address input. The error injection control must only be used while the controller is idle.
inject_address[35:0]	HIGH	IN	The error injection address bus is used to specify the parameters for an error injection. The value on this bus is captured at the same time inject_strobe is sampled active.

The user must provide an error injection address and command on inject\_address[35:0] and assert inject\_strobe to indicate an error injection.

In response, the controller will inject a bit error. The controller confirms receipt of the error injection command by asserting status\_injection. When the injection command has completed, the controller de-asserts status\_injection. To inject errors affecting multiple bits, a sequence of error injections can be performed.

For more information on error injection commands, see [Error Injection Interface in Chapter 8](#).

## Monitor Interface

The controller Monitor Interface provides a mechanism for the user to interact with the controller.

The controller is designed to read commands and write status information to this interface as ASCII strings. The status and command capability of the Monitor Interface is a superset of the Status Interface and the Error Injection Interface. The Monitor Interface is intended for use in processor based systems.

**Table 3-5: Monitor Interface Signals**

Name	Sense	Direction	Description
monitor_txdata[7:0]	HIGH	OUT	Parallel transmit data from controller.
monitor_txwrite	HIGH	OUT	Write strobe, qualifies validity of parallel transmit data.
monitor_txfull	HIGH	IN	This signal implements flow control on the transmit channel, from the shim (peripheral) to the controller.
monitor_rxdata[7:0]	HIGH	IN	Parallel receive data from the shim (peripheral).
monitor_rxread	HIGH	OUT	Read strobe, acknowledges receipt of parallel receive data.
monitor_rxempty	HIGH	IN	This signal implements flow control on the receive channel, from the shim (peripheral) to the controller.

## Fetch Interface

The controller Fetch Interface provides a mechanism for the controller to request data from an external source.

During error correction and error classification, the controller may need to fetch a frame of configuration data or a frame of essential bit data. The controller is designed to write a command describing the desired data to the Fetch Interface in binary. The external source must use the information to fetch the data and return it to the Fetch Interface.

**Table 3-6: Fetch Interface Signals**

Name	Sense	Direction	Description
fetch_txdata[7:0]	HIGH	OUT	Parallel transmit data from controller.
fetch_txwrite	HIGH	OUT	Write strobe, qualifies validity of parallel transmit data.
fetch_txfull	HIGH	IN	This signal implements flow control on the transmit channel, from the shim (peripheral) to the controller.
fetch_rxdata[7:0]	HIGH	IN	Parallel receive data from the shim (peripheral).
fetch_rxread	HIGH	OUT	Read strobe, acknowledges receipt of parallel receive data.
fetch_rxempty	HIGH	IN	This signal implements flow control on the receive channel, from the shim (peripheral) to the controller.

## Example Design Overview

---

This chapter overviews the function of the SEM Controller system-level design example and the interfaces it exposes. The system-level design example encapsulates the controller and various shims that serve to interface the controller to other devices. These shims may include I/O Pins, ChipScope, I/O Interfaces, Memory Controllers, or application-specific system management interfaces.

As delivered, the system-level design example is not a reference design, but an integral part of the total solution and fully verified by Xilinx. While designers do have the flexibility to modify the system-level design example, the recommended approach is to use it as delivered.

### Overview

In addition to serving as an instantiation vehicle for the controller itself, the system-level design example incorporates five main functions:

- The FPGA configuration system primitives and their connection to the controller.
- The MON shim, a bridge between the controller and a standard RS-232 port. The resulting interface may be used to exchange commands and status with the controller. This interface is designed for connection to processors.
- The EXT shim, a bridge between the controller and a standard SPI bus. The resulting interface may be used to fetch data by the controller. This shim is only present in certain controller configurations and is designed for connection to standard SPI flash.
- The HID shim, a bridge between the controller and an interface device. The resulting interface may be used to exchange commands and status with the controller. This shim is only present in certain controller configurations.
- The user application, a demonstration circuit functionally unrelated to soft error mitigation. The user application is intended for “target practice” and facilitates evaluation of error correction and classification capabilities of the solution.

Figure 4-1 shows a block diagram of the system-level design example. The blocks drawn in gray only exist in certain configurations. For Spartan-6 devices, the FRAME\_ECC logic resides in the Controller.




Figure 4-1: Example Design Block Diagram

The system-level design example is provided to allow flexibility in system-level interfacing. To support this goal, the system-level design example is provided as RTL source code, unlike the controller itself.



## Example Design Interfaces

Figure 4-2 shows the example design ports. The ports are clustered into six groups. The groups shaded in gray only exist in certain configurations.




Figure 4-2: Example Design Ports

The system-level design example has no reset input or output. The controller automatically initializes itself. The controller then initializes the shims, as required.

The system-level design example is a fully synchronous design using `clk` as the single clock. All state elements are synchronous to the rising edge of this clock. As a result, the interfaces are generally synchronous to the rising edge of this clock.

### Status Interface

The Status Interface is a direct pass-through of the controller Status Interface. See [Chapter 3, Core Overview](#) for a description of this interface.

### Clock Interface

The Clock Interface is used to provide a clock to the system-level design example. Internally, the clock signal is distributed on a global clock buffer to all synchronous logic elements.

Table 4-1: Clock Interface Details

Name	Sense	Direction	Description
clk	EDGE	IN	Receives the master clock for the system-level design example.

## Monitor Interface

The Monitor Interface is always present. The MON shim in the system-level design example is a UART. This shim serializes status information generated by the controller (a byte stream of ASCII codes) for serial transmission. Similarly, the shim de-serializes command information presented to the controller (a bit stream of ASCII codes) for parallel presentation to the controller.

The shim uses a standard serial communication protocol. The shim contains synchronization and over sampling logic to support asynchronous serial devices that operate at the same nominal baud rate. Refer to [Chapter 8, Applying the Solution](#) for additional information.

The resulting interface is directly compatible with a wide array of devices ranging from embedded microcontrollers to desktop computers. External level translators may be necessary depending on system requirements.

**Table 4-2: Monitor Interface Details**

Name	Sense	Direction	Description
monitor_tx	LOW	OUT	Serial transmit data from system-level design example.
monitor_rx	LOW	IN	Serial receive data to system-level design example.

## External Interface

The External Interface is present when the controller requires access to external data. When present, the EXT shim in the system-level design example is a fixed-function SPI bus master. This shim accepts commands from the controller that consist of an address and a byte count. The shim generates SPI bus transactions to fetch the requested data from an external SPI flash. The shim formats the returned data for the controller to pick up.

The shim uses standard SPI bus protocol, implementing the most common mode (CPOL = 0, CPHA = 0, often referred to as “Mode 0”). The SPI bus clock frequency is locked to one half of the master clock for the system-level design example. See [Chapter 8, Applying the Solution](#) for information on external timing budgets.

The resulting interface is directly compatible with a wide array of standard SPI flash. External level translators may be necessary depending on system requirements.

**Table 4-3: External Interface Details**

Name	Sense	Direction	Description
external_c	EDGE	OUT	SPI bus clock for an external SPI flash.
external_d	HIGH	OUT	SPI bus “master out, slave in” signal for an external SPI flash.
external_s_n	LOW	OUT	SPI bus select signal for an external SPI flash.
external_q	HIGH	IN	SPI bus “master in, slave out” signal for an external SPI flash.

## Error Injection Interface

The Error Injection Interface is present when the controller supports error injection and the HID shim is set to I/O Pins. This interface is a direct pass-through of the controller Error Injection Interface. See [Chapter 3, Core Overview](#) for a description of this interface.

When the controller supports error injection and the HID shim is set to ChipScope, or when error injection is disabled, this interface is absent.

## Userapp Interface

The Userapp Interface is a direct pass-through from the userapp. When the userapp detects an error condition in itself, it asserts an output. This output is for demonstration purposes only and may be connected to an LED or a buzzer.

**Table 4-4: Userapp Interface Details**

Name	Sense	Direction	Description
userapp_buzz	HIGH	OUT	Indicates the self-checking logic in the user application has detected an error.

## Additional Information for I/O Pin Interfaces

When the system-level design example is implemented as delivered, its interfaces are mapped to external I/O pins with specific electrical characteristics. These are summarized in [Table 4-5](#).

**Table 4-5: SEM Controller I/O Pin Interface Details**

Name	Driver Type	Pull	Load	Supply	SelectIO Mode
<b>Clock Interface</b>					
clk	CMOS	NONE	N/A	+2.5V	LVC MOS25
<b>Status Interface</b>					
status_heartbeat	CMOS	NONE	UNSPECIFIED	+2.5V	LVC MOS25_S_4
status_initialization	CMOS	NONE	UNSPECIFIED	+2.5V	LVC MOS25_S_4
status_observation	CMOS	NONE	UNSPECIFIED	+2.5V	LVC MOS25_S_4
status_correction	CMOS	NONE	UNSPECIFIED	+2.5V	LVC MOS25_S_4
status_classification	CMOS	NONE	UNSPECIFIED	+2.5V	LVC MOS25_S_4
status_injection	CMOS	NONE	UNSPECIFIED	+2.5V	LVC MOS25_S_4
status_essential	CMOS	NONE	UNSPECIFIED	+2.5V	LVC MOS25_S_4
status_uncorrectable	CMOS	NONE	UNSPECIFIED	+2.5V	LVC MOS25_S_4
<b>Monitor Interface</b>					
monitor_tx	CMOS	NONE	10 pF	+2.5V	LVC MOS25_S_4
monitor_rx	CMOS	NONE	N/A	+2.5V	LVC MOS25
<b>External Interface (Optional)</b>					
external_c	CMOS	NONE	10 pF	+2.5V	LVC MOS25_F_8
external_d	CMOS	NONE	10 pF	+2.5V	LVC MOS25_F_8
external_s_n	CMOS	NONE	10 pF	+2.5V	LVC MOS25_F_8
external_q	CMOS	NONE	N/A	+2.5V	LVC MOS25
<b>Error Injection Interface (Optional)</b>					
inject_strobe	CMOS	NONE	N/A	+2.5V	LVC MOS25

Table 4-5: SEM Controller I/O Pin Interface Details (Cont'd)

Name	Driver Type	Pull	Load	Supply	SelectIO Mode
inject_address[35:0]	CMOS	NONE	N/A	+2.5V	LVC MOS25
Userapp Interface					
userapp_buzz	CMOS	NONE	UNSPECIFIED	+2.5V	LVC MOS25_S_4

## Generating the Solution

---

This chapter provides instructions for generating the SEM Controller solution. The generation instructions are annotated with detailed information about each of the available options.

### Creating a Project

First, create a project using the Xilinx CORE Generator software. For detailed information on starting and using the CORE Generator software, see the Xilinx CORE Generator User Guide. Perform the following steps:

1. Start the CORE Generator software.
2. Choose **File > New Project** from the menu.
3. Using the file requestor dialog box:
  - a. Navigate to the desired project directory.
  - b. Modify the project file name, if desired.
  - c. Click **Save**.
4. Set the Part Options in the Project Options dialog box:
  - a. Select the target family, device, package, and speed grade.  
Example: Virtex-6, xc6v1x240t-ff1156-1.  
Note: If an unsupported family is selected, the IP core will not appear in the IP Catalog.
  - b. Click **Apply**.
5. Set the Generation Options in the Project Options dialog box:
  - a. For Flow, select Design Entry in either VHDL or Verilog.
  - b. For Flow Settings, select either ISE (for XST) or Synplicity (for Synplify).
  - c. Click **Okay**.

After creating the project, the IP core will be available for selection in the IP Catalog, located at **FPGA Features and Design > Soft Error Mitigation > Soft Error Mitigation**.

### Configuring the Solution

Locate the IP core in the IP Catalog and click it once to select it. Important information regarding the solution is displayed in the main window. Please review this information before proceeding.

In the Actions section of the main window, click on the Customize and Generate link. This launches page one of the solution configuration dialog box, shown in [Figure 5-1](#).




Figure 5-1: Solution Configuration Dialog Box Page 1

Review each of the available options, and modify them as desired so that the SEM Controller solution meets the requirements of the larger project into which it will be integrated. The following sub-sections discuss the options in detail to serve as a guide.

## Component Name and Symbol

The name of the generated component is set by the Component Name field. The name “sem\_v2\_1” is used in this example.

The Component Symbol occupies the left half of the dialog box and provides a visual indication of the ports that will exist on the component, given the current option settings. Ports that will be generated are drawn in black. This diagram is automatically updated when the option settings are modified.

## Controller Options: Enable Error Injection

The Enable Error Injection checkbox is used to enable or disable the error injection feature. Error injection is a design verification function that provides a mechanism for users to create errors in Configuration Memory that model a soft error event. This is useful during integration or system level testing to verify that the controller has been properly interfaced with system supervisory logic and that the system responds as desired when a soft error event occurs.

If error injection is enabled, the Error Injection Interface is generated (as indicated by the Component Symbol) and the controller will perform error injections in response to commands from the user. These commands may be applied to the Error Injection Interface or to the Monitor Interface.

If error injection is disabled, the Error Injection Interface is removed (as indicated by the Component Symbol) and the controller will not perform any error injections. Note that the Monitor Interface continues to exist even if the Error Injection Interface is removed. If error

injection commands are applied to the Monitor Interface, the controller will parse the commands but otherwise ignore them.

## Controller Options: Enable Error Correction

The Enable Error Correction checkbox is used to enable or disable the error correction feature. No matter what setting is used, the controller will monitor the error detection circuits and report error conditions.

If error correction is enabled, the controller will attempt to correct errors that are detected. The method by which corrections are performed is selectable. Most errors are correctable, and upon successful correction, the controller signals that a correctable error has occurred and was corrected. For errors that are not correctable, the controller signals that an uncorrectable error has occurred.

If error correction is disabled, the controller does not attempt to correct errors. At the first error event, the controller will stop scanning after reporting the error condition. Further, when error correction is disabled, the error classification feature is also disabled.

## Controller Options: Error Correction Method

With error correction enabled, the error correction method is selectable. The available methods are correction by repair and correction by replace. EasyPath devices are not compatible with the error correction by replace method.

Correction by repair method is algorithm-based and uses error correcting codes for both error location and error correction. This method is highly effective for the most common types of errors. However, some uncommon errors may not be correctable. A key advantage of this method is that it is entirely self-contained and requires no additional information other than what is already stored in the Configuration Memory.

Correction by replace method uses error correcting codes for error location, but correction is a re-write with original data into the Configuration Memory area where the error was located (the error correcting codes are not used in the actual correction). If an error can be located, this correction method will always correct the error, but it does require an external storage device containing the replacement data. When correction by replace is selected, the Fetch Interface is generated (as indicated by the Component Symbol) so that the controller has an interface through which it can retrieve external data.

The fundamental tradeoff between repair and replace methods is error correction success rate versus the cost of adding or increasing external data storage requirements. Highly demanding applications may warrant the cost of an increased error correction success rate.

## Controller Options: Enable Error Classification

The Enable Error Classification checkbox is used to enable or disable the error classification feature. Error classification is automatically disabled if error correction is disabled.

The error classification feature uses the Xilinx Essential Bits technology to determine whether a detected and corrected soft error has affected the function of a user design. Essential Bits are those bits that have an association with the circuitry of the design. If an Essential Bit changes, it will change the design circuitry. However it may not necessarily affect the function of the design.

Without knowing which bits are essential, the system must assume any detected soft error has compromised the correctness of the design. The system level mitigation behavior will

often result in disruption or degradation of service until the FPGA configuration is repaired and the design is reset or restarted.

For example, if bitgen reports that 20% of the Configuration Memory is essential to an operation of a design, then only 2 out of every 10 soft errors (on average) actually merits a system-level mitigation response. The error classification feature is a table lookup to determine if a soft error event has affected essential Configuration Memory locations. Use of this feature reduces the effective FIT of the design. The cost of enabling this feature is the external storage required to hold the lookup table. When error classification is enabled, the Fetch Interface is generated (as indicated by the Component Symbol) so that the controller has an interface through which it can retrieve external data.

If error classification is enabled, and a detected error has been corrected, the controller will look up the error location. Depending on the information in the table, the controller will either report the error as essential or non-essential. If a detected error cannot be corrected, this is because the error cannot be located. Therefore, the controller conservatively reports the error as essential since it has no way to look up data to indicate otherwise.

If error classification is disabled, the controller unconditionally reports all errors as essential since it has no data to indicate otherwise.

Note that error classification need not be performed by the controller. It is possible to disable error classification by the controller, and implement it elsewhere in the system using the essential bit data provided by the implementation tools and the error report messages issued by the controller through the Monitor Interface.

## Controller Options: Controller Clock Frequency

The controller clock frequency is set by the Clock Frequency field. The error mitigation time decreases as the controller clock frequency increases. Therefore, the frequency should be as high as practical, up to a limit posed by the Configuration Memory system. The dialog box will warn if the desired frequency exceeds the capability of the target device.

For designs that require a data retrieval interface to fetch external data for error classification or error correction by replace, an additional consideration exists. The example design implements an external memory interface that is synchronous to the controller. The controller clock frequency therefore also determines the external memory cycle time. The external memory system must be analyzed to determine its minimum cycle time, as it may limit the maximum controller clock frequency.

Instructions on how to perform this analysis are located in [Interface Level in Chapter 8](#). However, this analysis requires timing data from implementation results. Therefore, Xilinx recommends the following:

1. Generate the solution using the default frequency setting.
2. Extract the required timing data from the implementation results.
3. Complete the timing budget analysis to determine maximum frequency.
4. Re-generate the solution with a frequency at or below the calculated maximum frequency of operation.

## Example Design Options: Error Injection Shim

For configurations that support error injection, the example design provides two options for a shim to external control of the Error Injection Interface:

- Direct control through physical pins



- Indirect control through JTAG using Xilinx ChipScope

When selecting ChipScope to control the Error Injection Interface, the ChipScope ICON and ChipScope VIO cores are not included. They must be generated (separately) with their output products placed in the example design directory. The necessary ChipScope core configurations are described at the end of this chapter.

## Example Design Options: Data Retrieval Shim

For configurations that require a data retrieval interface to fetch external data for error classification or error correction by replace, the controller Fetch Interface must be bridged to an external storage device. The example design provides a shim to an external SPI Flash device as the only option. If the data retrieval interface is not required, no shim is generated.

## Reviewing the Configuration

Proceed to page two of the of the solution configuration dialog box by clicking Next. This page is shown in [Figure 5-2](#).




Figure 5-2: Solution Configuration Dialog Box Page 2









Review the summary to confirm each option is correct. Return to the previous page, if necessary, to correct or change options prior to generation. After the options are reviewed and correct, proceed to generate the solution.

## Generating the Solution

Click Generate to begin the generation process. The CORE Generator software will generate and deliver a customized solution based on the provided option settings. When this process has completed, a final dialog box with important information regarding the solution will appear. Please review this information before exiting the CORE Generator software to review the delivered files.

## Reviewing the Deliverables

The SEM Controller deliverables are organized in the directory structure shown below. Click a directory name to go to the description of the directory and the files it contains.

-  [<project directory>](#)  
Top-level project directory; name is user-defined
  -  [<project directory>/<component name>](#)  
Release notes file
    -  [<component name>/doc](#)  
Product documentation
    -  [<component name>/example design](#)  
Verilog or VHDL design files
    -  [<component name>/implement](#)  
Implementation script files
      -  [<component name>/implement/results](#)  
Results directory, created after implementation scripts are run, and contains implement script results
      -  [<component name>/implement/synplify](#)  
Synthesis results when Synplify is used
      -  [<component name>/implement/xst](#)  
Synthesis results when XST is used

### <project directory>

The <project directory> contains all the CORE Generator project files.

**Table 5-1: Project Directory**

Name	Description
<project_dir>	
<component_name>.xco	Configuration options file.
<component_name>.ngc	SEM Controller implementation netlist.
<component_name>.{v vhd}	SEM Controller simulation netlist.
<component_name>.{veo vho}	SEM Controller instantiation template.
<component_name>_flist.txt	List of files delivered with the solution.

[Back to Top](#)

## &lt;project directory&gt;/&lt;component name&gt;

The component name directory contains the release notes in the readme file provided with the core, which can include tool requirements, updates, and issue resolution.

Table 5-2: Component Name Directory

Name	Description
<project_dir>/<component_name>	
sem_v2_1_readme.txt	Release notes file.

[Back to Top](#)

## &lt;component name&gt;/doc

The doc directory contains the PDF documentation provided with the core.

Table 5-3: Doc Directory

Name	Description
<project_dir>/<component_name>/doc	
ds796_sem.pdf	Soft Error Mitigation Controller Data Sheet
ug764_sem.pdf	Soft Error Mitigation Controller User Guide

[Back to Top](#)

## &lt;component name&gt;/example design

The example design directory contains the example design files provided with the core.

Table 5-4: Example Design Directory

Name	Description
<project_dir>/<component_name>/example_design	
sem_cfg.{v vhd}	Example design configuration logic.
sem_example.{v vhd}	Example design top level.
sem_example.ucf	Example design constraints file.
sem_mon.{v vhd}	Example design MON shim.
sem_mon_fifo.{v vhd}	Example design MON shim FIFO sub-block.
sem_mon_piso.{v vhd}	Example design MON shim PISO sub-block.
sem_mon_sipo.{v vhd}	Example design MON shim SIPO sub-block.
sem_userapp.{v vhd}	Example design userapp.
sem_target.{v vhd}	Example design userapp soft error target.
sem_ext.{v vhd}	Example design EXT shim. This file is only generated if error classification or error correction by replace are enabled.

Table 5-4: Example Design Directory (Cont'd)

Name	Description
sem_ext_byte.{v vhd}	Example design EXT shim byte transfer sub-block. This file is only generated if error classification or error correction by replace are enabled.
sem_hid.{v vhd}	Example design HID shim. This file is only generated if error injection using ChipScope is enabled.
icon_bscan_bufg.v	Example design HID shim sub-block. This file is only generated if error injection using ChipScope is enabled.

[Back to Top](#)

## <component name>/implement

The implement directory contains the core implementation script files.

Table 5-5: Implement Directory

Name	Description
<b>&lt;project_dir&gt;/&lt;component_name&gt;/implement</b>	
implement.bat	Windows batch file implementation script.
implement.sh	Linux batch file implementation script.
makedata.tcl	Bitgen data formatter for essential bit lookup table and correction by replace data. This file is only generated if error classification or error correction by replace are enabled.
synplify.prj	Synplify synthesis script, only generated if the project option flow setting is Synplicity.
xst.prj	XST synthesis project, only generated if the project option flow setting is ISE.
xst.scr	XST synthesis script, only generated if the project option flow setting is ISE.

[Back to Top](#)

## <component name>/implement/results

The results directory is created by the implement script. The implementation results are placed in the results directory.

## <component name>/implement/synplify

The synplify directory is created by the Synplify script. The synthesis results are placed in the synplify directory.

## <component name>/implement/xst

The xst directory is created by the XST script. The synthesis results are placed in the xst directory.

## Generating ChipScope Files

This section describes requirements for ChipScope files necessary to support the optional error injection feature in the specific configuration where ChipScope is selected as the error injection shim.

The ChipScope ICON core must be generated for the target device, using the default core name "chipscope\_icon", with the following parameters:

```
ENABLE_JTAG_BUFG = TRUE
NUMBER_CONTROL_PORTS = 1
USE_EXT_BSCAN = FALSE
USE_SOFTBSCAN = FALSE
USE_UNUSED_BSCAN = FALSE
```

The USER\_SCAN\_CHAIN may be set as desired. After the ICON core is generated, the `chipscope_icon.ngc` and `chipscope_icon.{v|vhd}` files must be copied to the example design directory.

The ChipScope VIO core must be generated for the target device, using the default core name "chipscope\_vio", with the following parameters:

```
ENABLE_ASYNCHRONOUS_INPUT_PORT = FALSE
ENABLE_ASYNCHRONOUS_OUTPUT_PORT = FALSE
ENABLE_SYNCHRONOUS_INPUT_PORT = TRUE
ENABLE_SYNCHRONOUS_OUTPUT_PORT = TRUE
INVERT_CLOCK_INPUT = FALSE
SYNCHRONOUS_INPUT_PORT_WIDTH = 9
SYNCHRONOUS_OUTPUT_PORT_WIDTH = 37
```

After the VIO core is generated, the `chipscope_vio.ngc` and `chipscope_vio.{v|vhd}` files must be copied to the example design directory.

The instantiation and interconnection of the ICON and VIO components inside the HID shim may be inspected, if desired. The mapping of the VIO synchronous input and synchronous output ports is:

```
sync_in[8] receives userapp_buzz
sync_in[7] receives status_heartbeat
sync_in[6] receives status_uncorrectable
sync_in[5] receives status_essential
sync_in[4] receives status_injection
sync_in[3] receives status_classification
sync_in[2] receives status_correction
sync_in[1] receives status_observation
sync_in[0] receives status_initialization
sync_out[36] drives inject_strobe
sync_out[35:0] drives inject_address[35:0]
```

A project must be created in the ChipScope Analyzer software. The nine status signals received by the synchronous input port should be represented with LEDs. The `inject_address` bus output value should be represented as HEX for convenient data entry. The `inject_strobe` control output must be represented as a single PULSE output for proper operation.



## Building the Solution

---

After generating the solution, the resulting controller netlist and example design files can be used with a standard design flow.

Simulation of designs that instantiate the controller is supported. In other words, including the controller in a larger project does not adversely affect ability to run simulations of functionality unrelated to the controller. However, it is not possible to observe the controller behaviors in simulation. Simulation of a design including the controller will compile, but the controller will not exit the initialization state. Hardware-based evaluation of the controller behaviors is required.

For this reason, no simulation test bench is provided with the example design. Alternatively, customers can use ISim Hardware Co-simulation to simulate their design. Please contact Xilinx for more information.

Synthesis of designs that instantiate the controller is supported for Synopsys Synplify and Xilinx XST. The synthesis output can be processed using the Xilinx implementation tools. This chapter outlines the example design synthesis and implementation scripts.

## Implementing the Example Design

To implement the example design, open a console window and type the following:

Windows

```
ms-dos> cd <project directory>\<component name>\implement
ms-dos> implement.bat
```

Linux

```
% cd <project directory>/<component name>/implement
% ./implement.sh
```

These commands change directory and execute an implementation script. The script synthesizes the design, performs physical implementation, and generates programming files. The result files are placed in the results directory. The following is an outline of the scripted processing sequence:

1. If the solution requires ChipScope files in the example design directory, the script verifies the files exist. If they do not exist, the script exits.
2. The script removes intermediate and result files from previous implementation runs.
3. The script synthesizes the project using Synopsys Synplify or Xilinx XST based on the project option settings used when the solution was generated.
4. The script performs a physical implementation:
  - a. Xilinx ngdbuild application builds a design database

- b. Xilinx map application maps the design to the target device
  - c. Xilinx par application places and routes the design
  - d. Xilinx trce application performs static timing analysis
  - e. Xilinx netgen application generates a timing simulation model
  - f. Xilinx bitgen application generates programming files
5. If the solution requires external data storage to support error classification or error correction by replace, an additional TCL script is called to post-process special bitgen output files into a SPI Flash programming file.
  6. The script removes some intermediate files to clean up the results directory.

The script file starts from the example design source and the controller netlist and results in programming files. It is possible to use the Xilinx ISE graphical design environment to implement the example design, provided the implementation tool options used in the script are preserved and the additional TCL script is invoked manually, if it is required.

## Creating the External Memory Programming File

When error correction by replace is enabled, an image of the configuration data is required. When error classification is enabled, an image of the essential bit lookup data is required. As a result, one or both of these data sets may be required. The data sets are identical in size, with their size a function of the target device. The data sets are generated by the bitgen application.

The format of the data is required to be binary, using the full data set(s) generated by bitgen. The external storage must be byte addressable. A 16-byte table is required at offset zero:

- Byte 0: 32-bit pointer to start of essential bit data, byte 0 (least significant byte)
- Byte 1: 32-bit pointer to start of essential bit data, byte 1
- Byte 2: 32-bit pointer to start of essential bit data, byte 2
- Byte 3: 32-bit pointer to start of essential bit data, byte 3 (most significant byte)
- Byte 4: 32-bit pointer to start of replacement data, byte 0 (least significant byte)
- Byte 5: 32-bit pointer to start of replacement data, byte 1
- Byte 6: 32-bit pointer to start of replacement data, byte 2
- Byte 7: 32-bit pointer to start of replacement data, byte 3 (most significant byte)
- Bytes 8 through 15 are reserved, filled with zero

A pointer value of 0x00000000 is used if a particular block of data is not present. After the 16-byte table, the essential bit data and replacement data may be located at any offset provided each data set is contiguous.

The TCL script which post-processes the bitgen output files generates an MCS-86 ("Intel Hex") programming file for use with third-party SPI Flash programming tools.



# *Design Constraints*

---

The SEM Controller and the system-level design example require the specification of physical implementation constraints to yield a functional result that meets performance requirements. These constraints are provided with the system-level design example in a user constraints file (UCF).

To achieve consistent implementation results, the UCF provided with the solution must be used. These constraints have been tested in hardware and provide consistent results. For additional details on the definition and use of a UCF or specific constraints, see the applicable Constraints Guide available through the [documentation page for the ISE Design Suite](#).

Constraints may require modification to integrate the solution into a larger project, or as a result of changes made to the system-level design example. Modifications should only be made with a thorough understanding of the effect of each constraint. Additionally, support is not provided for designs that deviate from the provided constraints.

## **Contents of the User Constraints File**

Although the UCF delivered with each generated solution shares the same overall structure and sequence of constraints, the contents may vary based on options set at generation. The sections that follow define the structure and sequence of constraints in a generic UCF.

### **Device Selection Constraint**

The first section of the UCF specifies the exact device for the implementation tools to target, including the specific part, package, and speed grade. The device in the UCF reflects the device chosen in the CORE Generator software project. An example device selection constraint is:

```
CONFIG PART = XC6VLX240T-FF1156-1 ;
```

Although the Controller itself is designed to function in any of the supported devices, some details of the system-level example design depend on the selected part. For this reason, this constraint should not be modified. To target a different device, return to the CORE Generator software project, change the device, and re-generate the solution.

### **Controller Constraints**

The controller, considered in isolation and regardless of options at generation, is a fully synchronous design. Fundamentally, it only requires a clock period constraint on the master clock input. In the generic UCF, this constraint is placed on the system-level design

example clock input and propagated into the controller. The constraint is discussed in [Example Design Constraints, page 50](#).

The signal paths between the controller and the FPGA configuration system primitives must be considered as synchronous paths. By default, the paths between the ICAP primitive and the controller are analyzed as part of a clock period constraint on the master clock, because the ICAP clock pin is required to be connected to the same master clock signal.

However, the situation is different for the FRAME\_ECC primitive, as it does not have a clock pin. Based on the specific use of the FRAME\_ECC primitive with the ICAP primitive, it is known that FRAME\_ECC primitive pins are synchronous to the master clock signal. Therefore, additional constraints with values derived from the clock period constraint are added:

```
INST "example_cfg/example_frame_ecc" TPSYNC = FECC_SPECIAL ;
TIMESPEC "TS_FECC_SYNC" = FROM "FECC_SPECIAL" TO FFS(*) 7000 ps ;
TIMESPEC "TS_FECC_PADS" = FROM "FECC_SPECIAL" TO PADS(*) 20000 ps ;
```

## Example Design Constraints

The example design constraints are organized by interface, rather than constraint type. The first group is for the master clock input to the entire design. It applies an I/O standard and a period constraint. The period constraint value is based on options set at generation:

```
NET "clk" IOSTANDARD = LVCMOS25 | PERIOD = 10000 ps;
```

The second group is for the Status Interface, applying an I/O standard and time name, so that an output timing constraint may be applied to the interface. The output timing constraint is set at two times the period constraint.

```
NET "status_initialization" IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = SLOW | TNM = STAPINS ;
NET "status_observation" IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = SLOW | TNM = STAPINS ;
NET "status_correction" IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = SLOW | TNM = STAPINS ;
NET "status_classification" IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = SLOW | TNM = STAPINS ;
NET "status_injection" IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = SLOW | TNM = STAPINS ;
NET "status_uncorrectable" IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = SLOW | TNM = STAPINS ;
NET "status_essential" IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = SLOW | TNM = STAPINS ;
NET "status_heartbeat" IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = SLOW | TNM = STAPINS ;

TIMEGRP "STAPINS" OFFSET = OUT 20000 ps AFTER "clk" ;
```

The third group is for the MON shim, applying an I/O standard and time name, so that input and output timing constraints may be applied to the interface. The input and output timing constraints are set at two times the period constraint.

```
INST "example_mon/example_mon_sipo/sync_reg" IOB = TRUE ;
INST "example_mon/example_mon_piso/pipeline_serial" IOB = TRUE ;

NET "monitor_tx" IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = SLOW | TNM = SERPINS ;
```

```
NET "monitor_rx" IOSTANDARD = LVCMOS25 | TNM = SERPINS ;

TIMEGRP "SERPINS" OFFSET = IN 20000 ps VALID 40000 ps BEFORE "clk" ;
TIMEGRP "SERPINS" OFFSET = OUT 20000 ps AFTER "clk" ;
```

The following group is for the EXT shim, and is only present when the EXT shim is generated based on options set at generation. It applies an I/O standard and time name, so that input and output timing constraints may be applied to the interface. The input and output timing is of considerable importance, as the actual timing must be used in the analysis of the SPI bus timing budget. However, there is no hard requirement for the input and output timing of the FPGA implementation. It will vary based on the selected device and speed grade.

As such, the input and output timing constraints are arbitrarily set at two times the period constraint. The additional constraint to use IOB flip flops will yield substantially better input and output timing than the constraint values suggest. It is the actual timing obtained from the timing report that should be used in the analysis of the SPI bus timing budget, not the constraint value.

```
INST "example_ext/example_ext_byte/ext_c_ofd" IOB = TRUE ;
INST "example_ext/example_ext_byte/ext_d_ofd" IOB = TRUE ;
INST "example_ext/example_ext_byte/ext_q_ifd" IOB = TRUE ;
INST "example_ext/ext_s_ofd" IOB = TRUE ;

NET "external_c" IOSTANDARD = LVCMOS25 | DRIVE = 8 | SLEW = FAST | TNM
= SPIPINS ;
NET "external_d" IOSTANDARD = LVCMOS25 | DRIVE = 8 | SLEW = FAST | TNM
= SPIPINS ;
NET "external_s_n" IOSTANDARD = LVCMOS25 | DRIVE = 8 | SLEW = FAST | TNM
= SPIPINS ;
NET "external_q" IOSTANDARD = LVCMOS25 | TNM = PADS:SPIPINS ;

TIMEGRP "SPIPINS" OFFSET = IN 20000 ps VALID 40000 ps BEFORE "clk" ;
TIMEGRP "SPIPINS" OFFSET = OUT 20000 ps AFTER "clk" ;
```

The following group is for the HID shim, and is only present when the HID shim is set to I/O Pins. It applies an I/O standard and time name, so that an input timing constraint may be applied to the interface. The input timing constraint is set at two times the period constraint.

```
NET "inject_strobe" IOSTANDARD = LVCMOS25 | TNM = PADS:INJPINS ;
NET "inject_address[0]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[1]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[2]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[3]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[4]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[5]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[6]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[7]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[8]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[9]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[10]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[11]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[12]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[13]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[14]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[15]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
```

```

NET "inject_address[16]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[17]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[18]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[19]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[20]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[21]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[22]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[23]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[24]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[25]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[26]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[27]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[28]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[29]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[30]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[31]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[32]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[33]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[34]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;
NET "inject_address[35]" IOSTANDARD = LVCMOS25 | TNM = INJPINS ;

TIMEGRP "INJPINS" OFFSET = IN 20000 ps VALID 40000 ps BEFORE "clk" ;

```

The last group of interface-centric constraints is for the user application. It applies an I/O standard and time name, so that an output timing constraint may be applied to the interface. The output timing constraint is not strictly required, but applied to avoid unconstrained timing paths. As such, the output timing constraint is arbitrarily set at two times the period constraint.

```

NET "userapp_buzz" IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = SLOW | TNM
= USRPINS ;

TIMEGRP "USRPINS" OFFSET = OUT 20000 ps AFTER "clk" ;

```

The following constraints in the UCF implement an area group to place portions of the system-level design example into a bounded region in the center of the selected device. The instances included in the area group depend on the options set at generation. The range values vary depending on device selection. The area group is defined so that component packing is closed to resources from outside the group, but the unused component locations are open to placement of unrelated logic.

The area group forces packing of the soft error mitigation logic into an area physically adjacent to the ICAP and FRAME\_ECC sites in the device. This has two benefits. The first and most important is to maintain reproducibility in timing results. The second is for improved resource usage; the area group forces tighter packing and generates a resource usage summary that is helpful in estimating the FIT of the system-level design example.

```

INST "example_wrapper/*" AREA_GROUP = "SEM_CONTROLLER" ;
INST "example_mon/*" AREA_GROUP = "SEM_CONTROLLER" ;
INST "example_ext/*" AREA_GROUP = "SEM_CONTROLLER" ;
INST "example_hid/*" AREA_GROUP = "SEM_CS_ICONVIO" ;

AREA_GROUP "SEM_CONTROLLER" RANGE = SLICE_X84Y115:SLICE_X99Y124 ;
AREA_GROUP "SEM_CONTROLLER" RANGE = RAMB18_X4Y46:RAMB18_X4Y49 ;
AREA_GROUP "SEM_CS_ICONVIO" RANGE = SLICE_X84Y100:SLICE_X99Y114 ;

AREA_GROUP "SEM_CONTROLLER" GROUP = CLOSED ;

```

```

AREA_GROUP "SEM_CS_ICONVIO" GROUP = CLOSED ;

AREA_GROUP "SEM_CONTROLLER" PLACE = OPEN ;
AREA_GROUP "SEM_CS_ICONVIO" PLACE = OPEN ;

```

The final constraints in the UCF are a template for assigning I/O pin locations to the top-level ports of the system-level example design. These assignments are necessarily board-specific and therefore cannot be automatically generated. To apply these constraints, uncomment them and fill in valid I/O pin locations for the target board.

```

## NET "clk" LOC = " " ;

## NET "external_c" LOC = " " ;
## NET "external_d" LOC = " " ;
## NET "external_q" LOC = " " ;
## NET "external_s_n" LOC = " " ;

## NET "monitor_tx" LOC = " " ;
## NET "monitor_rx" LOC = " " ;

## NET "status_initialization" LOC = " " ;
## NET "status_observation" LOC = " " ;
## NET "status_correction" LOC = " " ;
## NET "status_classification" LOC = " " ;
## NET "status_injection" LOC = " " ;
## NET "status_uncorrectable" LOC = " " ;
## NET "status_essential" LOC = " " ;
## NET "status_heartbeat" LOC = " " ;

## NET "userapp_buzz" LOC = " " ;

## NET "inject_strobe" LOC = " " ;
## NET "inject_address[0]" LOC = " " ;
## NET "inject_address[1]" LOC = " " ;
## NET "inject_address[2]" LOC = " " ;
## NET "inject_address[3]" LOC = " " ;
## NET "inject_address[4]" LOC = " " ;
## NET "inject_address[5]" LOC = " " ;
## NET "inject_address[6]" LOC = " " ;
## NET "inject_address[7]" LOC = " " ;
## NET "inject_address[8]" LOC = " " ;
## NET "inject_address[9]" LOC = " " ;
## NET "inject_address[10]" LOC = " " ;
## NET "inject_address[11]" LOC = " " ;
## NET "inject_address[12]" LOC = " " ;
## NET "inject_address[13]" LOC = " " ;
## NET "inject_address[14]" LOC = " " ;
## NET "inject_address[15]" LOC = " " ;
## NET "inject_address[16]" LOC = " " ;
## NET "inject_address[17]" LOC = " " ;
## NET "inject_address[18]" LOC = " " ;
## NET "inject_address[19]" LOC = " " ;
## NET "inject_address[20]" LOC = " " ;
## NET "inject_address[21]" LOC = " " ;
## NET "inject_address[22]" LOC = " " ;
## NET "inject_address[23]" LOC = " " ;
## NET "inject_address[24]" LOC = " " ;
## NET "inject_address[25]" LOC = " " ;

```

```
## NET "inject_address[26]" LOC = " " ;  
## NET "inject_address[27]" LOC = " " ;  
## NET "inject_address[28]" LOC = " " ;  
## NET "inject_address[29]" LOC = " " ;  
## NET "inject_address[30]" LOC = " " ;  
## NET "inject_address[31]" LOC = " " ;  
## NET "inject_address[32]" LOC = " " ;  
## NET "inject_address[33]" LOC = " " ;  
## NET "inject_address[34]" LOC = " " ;  
## NET "inject_address[35]" LOC = " " ;
```

## Applying the Solution

---

This chapter provides insight into the SEM Controller solution and how to apply it from three different levels, using a bottom-up approach. [Interface Level, page 55](#) describes how to connect to the solution. [Behavior Level, page 72](#) continues by describing how to interact with the solution through its interfaces once it has been connected. [System Level, page 80](#) concludes by touching on aspects of integrating the solution into a larger system.

### Interface Level

The system-level design example exposes four to six interfaces, depending on the options selected when it is generated. Each interface is described separately. The interface-level descriptions are intended to convey how to connect each interface.

#### Clock Interface

The following recommendations exist for the input clock. These recommendations are derived from the FPGA data sheet requirements for clock signals applied to the FPGA configuration system:

- Duty Cycle: 45% minimum, 55% maximum
- Jitter: Not Specified

The higher the frequency of the input clock, the lower the mitigation latency of the solution. Therefore, faster is better. There are several important factors that must be considered in determination of the maximum input clock frequency:

- Frequency must not exceed FPGA configuration system maximum clock frequency. Consult the device data sheet for the target device for this information.
- Frequency must not exceed the maximum clock frequency as reported in the static timing analyzer. This is generally not a limiting constraint.

Based on the fully synchronous design methodology, additional considerations arise in clock frequency selections that relate to the timing of external interfaces, if the system-level design example is used:

- For the EXT shim and memory interface:
  - The SPI bus timing budget must be evaluated to determine the maximum SPI bus clock frequency; a sample analysis is presented in [External Interface, page 59](#).
  - The SPI bus clock is the input clock divided by two; therefore, the input clock cannot exceed twice the maximum SPI bus clock frequency.
- For the MON shim and serial interface:

- The input clock and the serial interface baud rate are related by an integer multiple of sixteen. For very high baud rates or very low input clock frequencies, the solution space may be limited if standard baud rates are desired.
- A sample analysis is presented in [Monitor Interface](#), page 58.

After considering these factors, select an input clock frequency that satisfies all requirements.

## Status Interface

Direct, logic-signal-based event reporting is available from the Status Interface. The Status Interface may be used for a variety of purposes, but its use is entirely optional. This interface reports three different types of information:

- State: Indicates what the controller is doing.
- Flags: Identifies the type of error detected.
- Heartbeat: Indicates the FPGA configuration system is active.


Only the heartbeat event is unique to the Status Interface. The other information is also available on the Monitor Interface.

In most cases, desired signals from the Status Interface should be brought to I/O pins on the FPGA. The system-level design example brings all of the signals to I/O pins. The Status Interface is the most reliable event reporting mechanism because it has the least amount of logic associated with it. Although it is possible to receive and interpret the status signals inside the FPGA, this is discouraged as it will reduce the overall reliability of the solution.

Externally, the status signals may be connected to indicators for viewing, or to another device for observation. In order to properly capture event reporting, the switching behavior of the Status Interface must be accounted for when interfacing to another device.

The signals in the Status Interface are generated by sequential logic processes in the controller using the clock supplied to the system-level design example. As a result, the pulse widths are always an integer number of clock cycles.

The collective switching behavior of the state signals `status_initialization`, `status_observation`, `status_correction`, `status_classification`, and `status_injection` is illustrated in [Figure 8-1](#). In the figure, the `status_[state]` signal represents the five state signals, as a group, which may be considered an indication of the controller state.



**Figure 8-1: Status Interface State Signals Switching Characteristics**

The switching behavior of the flag signals `status_uncorrectable` and `status_essential` is relative to the exit from the states where these flags are updated, as illustrated in [Figure 8-2](#) and [Figure 8-3](#). The figures illustrate a window of time when the



flags are valid with respect to transitions out of the state in which they may be updated. Specific flag values are not shown in the waveform.




Figure 8-2: Status Interface Uncorrectable Flag Switching Characteristics




Figure 8-3: Status Interface Essential Flag Switching Characteristics

The switching behavior of the heartbeat signal `status_heartbeat` is illustrated in Figure 8-4. This signal is a direct output from the integrated silicon readback process, and is active during the observation state. Upon entering the observation state, the heartbeat signal will become active once the integrated silicon readback process is scanning for errors. The first heartbeat pulse observed during the observation state must be used to arm any circuit that monitors for loss of heartbeat. In other states, the heartbeat signal will be active, but the switching behavior is not guaranteed.




Figure 8-4: Status Interface Heartbeat Switching Characteristics

Due to the small pulse widths involved, approaches such as sampling the Status Interface signals through embedded processor GPIO using software polling are not likely to work. Instead, use other approaches such as using counter/timer inputs, edge sensitive interrupt inputs, or inputs with event capture capability.

## Userapp Interface

The Userapp Interface consists of a single output signal for demonstration purposes only. This output should be considered an asynchronous signal suitable for connection to an LED or a buzzer. No switching characteristics are specified.

This output is usually logic zero. If the self-checking logic in the user application has detected an error, this signal will transition to logic one where it will remain until the FPGA is re-configured. Note that the user application does not detect all errors in itself, and some errors may actually “break” the self-checking logic or the reporting signal path to the output pin.

## Monitor Interface

The Monitor Interface consists of two signals implementing an RS-232 protocol compatible, full duplex serial port for exchange of commands and status. The following configuration is used:

- Baud: 9600
- Settings: 8-N-1
- Flow Control: None
- Terminal Setup: VT100
  - TX Newline: CR (Terminal transmits CR [0x0D] as end of line)
  - RX Newline: CR+LF (Terminal receives CR [0x0D] as end of line and expands to CR+LF [0x0D, 0x0A])
  - Local Echo: NO

Any external device connected to the Monitor Interface must support this configuration. [Figure 8-5](#) shows the switching behavior, and is representative of both transmit and receive.




Figure 8-5: Monitor Interface Switching Characteristics

Transmit and receive timing is derived from a 16x bitrate enable signal which is created inside the system-level example design using a counter. The behavior of this counter is to start counting from zero, up to and including a terminal count (a condition detected and used to synchronously reset the counter). The terminal count output is also supplied to transmit and receive processes as a time base.

From a compatibility perspective, the advantages of 9600 baud are that it is a standard bitrate, and it is also realizable with a broad range of input clock frequencies. It is used in the system-level design example for these reasons.

From a practical perspective, the disadvantage of such a low bitrate is communication performance (both data rate and latency). This performance can throttle the controller. For this reason, changing to a higher bitrate is strongly encouraged. A wide variety of other bitrates are possible, including standard bitrates: 115200, 230400, 460800, and 921600 baud.

In the system-level example design module for the MON shim, the parameter V\_ENABLETIME sets the communication bitrate. The value for V\_ENABLETIME is calculated using:

$$V\_ENABLETIME = \text{round to integer} \left[ \frac{\text{input clock frequency}}{16 \times \text{nominal bitrate}} \right] - 1 \quad \text{Equation 8-1}$$

A rounding error as great as +/- 0.5 may result from the computation of V\_ENABLETIME. This error produces a bitrate that is slightly different than the nominal bitrate. A difference of 2% between RS-232 devices is considered acceptable, which suggests a bitrate tolerance of +/- 1% for each device.

**Example:** The input clock is 66 MHz, and the desired bitrate is 115200 baud.

$$V\_ENABLETIME = \text{round to integer} \left[ \frac{66000000}{16 \times 115200} \right] - 1 = 35 \quad \text{Equation 8-2}$$

The actual bitrate that results is approximately 114583 baud, which deviates -0.54% from the nominal bitrate of 115200 baud. This is acceptable since the difference is within +/- 1%.

When exploring bitrates, if the difference from nominal exceeds the +/- 1% tolerance, select another combination of bitrate and input clock frequency that yields less error. No additional switching characteristics are specified.

Electrically, the I/O pins used by the Monitor Interface support LVCMOS signaling, which is suitable for interfacing with other devices. No specific I/O mode is required. When full electrical compatibility with RS-232 is desired, then a suitable external level translator must be used.

## External Interface

The External Interface consists of four signals implementing a SPI bus protocol compatible, full duplex serial port. This interface is only present when one or both of the following controller options are enabled:

- Error Correction by Replacement
- Error Classification

The implementations of these functions require external storage. The system-level design example provides a fixed-function SPI bus master in the EXT shim to fetch data from a single external SPI flash device. [Table 8-1](#) provides an SPI flash device recommendation for each supported FPGA:

**Table 8-1: External Storage Requirements**

FPGA Device	Error Classification Only	Error Correction by Replacement Only	Error Classification with Error Correction by Replacement
XC6VCX75T	32 Mbit	32 Mbit	64 Mbit
XC6VCX130T	32 Mbit	32 Mbit	64 Mbit
XC6VCX195T	64 Mbit	64 Mbit	128 Mbit
XC6VCX240T	64 Mbit	64 Mbit	128 Mbit
XC6VHX250T	64 Mbit	64 Mbit	128 Mbit
XC6VHX255T	64 Mbit	64 Mbit	128 Mbit
XC6VHX380T	128 Mbit	128 Mbit	256 Mbit
XC6VHX565T	128 Mbit	128 Mbit	256 Mbit
XC6VLX75T	32 Mbit	32 Mbit	64 Mbit
XC6VLX130T	32 Mbit	32 Mbit	64 Mbit
XC6VLX195T	64 Mbit	64 Mbit	128 Mbit
XC6VLX240T	64 Mbit	64 Mbit	128 Mbit
XC6VLX365T	128 Mbit	128 Mbit	256 Mbit
XC6VLX550T	128 Mbit	128 Mbit	256 Mbit
XC6VLX760	256 Mbit	256 Mbit	512 Mbit

Table 8-1: External Storage Requirements (Cont'd)

FPGA Device	Error Classification Only	Error Correction by Replacement Only	Error Classification with Error Correction by Replacement
XC6VSX315T	128 Mbit	128 Mbit	256 Mbit
XC6VSX475T	128 Mbit	128 Mbit	256 Mbit
XC6SLX4 <sup>1</sup>	4 Mbit	4 Mbit	8 Mbit
XC6SLX9 <sup>(1)</sup>	4 Mbit	4 Mbit	8 Mbit
XC6SLX16 <sup>(1)</sup>	4 Mbit	4 Mbit	8 Mbit
XC6SLX25T <sup>(1)</sup>	8 Mbit	8 Mbit	16 Mbit
XC6SLX45T <sup>(1)</sup>	16 Mbit	16 Mbit	32 Mbit
XC6SLX75T <sup>(1)</sup>	16 Mbit	16 Mbit	32 Mbit
XC6SLX100T <sup>(1)</sup>	32 Mbit	32 Mbit	64 Mbit
XC6SLX150T <sup>(1)</sup>	32 Mbit	32 Mbit	64 Mbit

1. Data shown for advisory purposes only.

The SPI flash device must support the standard “fast read” command 0x0B. If the SPI flash density is larger than 128 Mbit, it must also support a 32-bit addressing extension, enabled with “enable 32-bit addressing” command 0xB7. Creation of a suitable MCS programming file for SPI flash programming is described in [Chapter 6, Building the Solution](#).

[Figure 8-6](#) shows the connectivity between an FPGA device and a SPI Flash device. Note the presence of level translators (marked “LT”). These are required because commonly available SPI Flash devices use 3.3V I/O, which may not be available depending on the selected FPGA device or I/O bank voltage. See [Table 4-3, page 34](#) for a description of the signals shown in [Figure 8-6](#).




Figure 8-6: SPI Flash Device Connection, Including Level Translators

The level translators must exhibit low propagation delay to maximize the SPI bus performance. The SPI bus performance can potentially affect the maximum frequency of operation of the entire system-level design example.

The following sections illustrate how to analyze the SPI bus timing budgets. This is a critical analysis which must be performed to ensure reliable data transfer over the SPI bus. Every implementation should be considered unique and be carefully evaluated to ensure the timing budgets posed in the example are satisfied.

## SPI Bus Clock Waveform and Timing Budget

The SPI flash device will have requirements on the switching characteristics of its input clock. This analysis is for the clock signal generated for the SPI flash device by the system-level design example. Completion of this analysis requires board-level signal integrity simulation capability.




Figure 8-7: SPI Flash Device Input Clock Requirements

The following parameters, shown in Figure 8-7, are defined as requirements on the clock input to the SPI flash device:

- $T_{clch}$  = SPI bus clock maximum rise time requirement
- $T_{chcl}$  = SPI bus clock maximum fall time requirement
- $T_{cl}$  = SPI bus clock minimum low time requirement
- $T_{ch}$  = SPI bus clock minimum high time requirement

Based on the physical construction of the SPI bus, the I/O characteristics of the FPGA, and the I/O characteristics of any level translator used, the SPI bus clock signal originating at the FPGA will exhibit maximum rise and fall times ( $T_{rise}$  and  $T_{fall}$ ) at the SPI flash device. Satisfaction of  $T_{clch}$  and  $T_{chcl}$  requirements by  $T_{rise}$  and  $T_{fall}$  must be verified. Should  $T_{clch}$  and  $T_{chcl}$  requirements not be satisfied, avenues of correction include:

- Change I/O slew rate for the system-level design example SPI bus clock output.
- Change I/O drive strength for the system-level design example SPI bus clock output.
- Select an alternate level translator with more suitable I/O characteristics.

Generally, the  $T_{clch}$  and  $T_{chcl}$  requirements are easy to satisfy. They exist to prohibit exceptionally long rise and fall times that might occur on a true bus with many loads, rather than the point-to-point scheme used with the system-level design example.

The SPI bus clock generated by the system-level design example is the input clock divided by two. Therefore, the SPI bus clock high and low times are nominally equal to  $T_{clk}$ . However, considering actual  $T_{rise}$  and  $T_{fall}$ , also ensure satisfaction of the following:

- $T_{clk} \geq T_{rise} + T_{ch}$
- $T_{clk} \geq T_{fall} + T_{cl}$

### Example:

- $T_{clch} = 33$  ns (from SPI flash datasheet)
- $T_{chcl} = 33$  ns (from SPI flash datasheet)
- $T_{cl} = 9$  ns (from SPI flash datasheet)

- $T_{ch} = 9$  ns (from SPI flash datasheet)
- $T_{rise} = 2$  ns (from PCB simulation)
- $T_{fall} = 2$  ns (from PCB simulation)

Given this data, perform the following:

1. Check: Is  $T_{clch} \geq T_{rise}$ ? Is  $33$  ns  $\geq 2$  ns? Yes
2. Check: Is  $T_{chcl} \geq T_{fall}$ ? Is  $33$  ns  $\geq 2$  ns? Yes
3. Calculate:  $T_{clk} \geq T_{rise} + T_{ch}$  requires  $T_{clk} \geq 2$  ns +  $9$  ns, or  $T_{clk} \geq 11$  ns
4. Calculate:  $T_{clk} \geq T_{fall} + T_{cl}$  requires  $T_{clk} \geq 2$  ns +  $9$  ns, or  $T_{clk} \geq 11$  ns

The rise time requirements are satisfied. These requirements on  $T_{clk}$  indicate that the SPI Bus Clock Waveform and Timing Budget will restrict the system-level design example input clock cycle time to be 11 ns or larger.

## SPI Bus Transmit Waveform and Timing Budget

The SPI flash device will have requirements on the switching characteristics of its input data with respect to its input clock. This analysis is for data capture at the SPI flash device, when receiving data from the system-level design example.




Figure 8-8: SPI Flash Device Input Data Capture Requirements

The following parameters, shown in Figure 8-8, are defined as requirements for successful data capture by the SPI flash device:

- $T_{dvch}$  = SPI flash minimum data setup requirement with respect to clock
- $T_{chdx}$  = SPI flash minimum data hold requirement with respect to clock

The analysis assumes minimum propagation delays are zero. This analysis also assumes the following skews are negligible:

- Skew on input clock distribution to FPGA output flip flops.
- Skew on output signal paths from FPGA output flip flops to FPGA pins.
- Skew in PCB level translator channel delays. The level translator on clock and data paths must be matched for this to be true.
- Skew in PCB trace segment delays. The trace delay on clock and data paths must be matched for this to be true
- Duty cycle distortion.

The following parameters are defined as implementation parameters of the EXT shim and PCB:

- $T_{clk}$  = input clock cycle time ( $icap\_clk$ )
- $T_{qfpga}$  = FPGA output delay with respect to  $icap\_clk$
- $T_{w1}$  = FPGA to level translator PCB trace delay

- $T_{w2}$  = Level translator to SPI flash PCB trace delay
- $T_{dly}$  = Level translator channel delay

The memory system signaling generated by the EXT shim implementation is shown in Figure 8-9.




Figure 8-9: Input Data Capture Timing

Given the stated assumptions, the delays on both the clock and data paths are identical and track each other over process, voltage, and temperature variations. The following relationships exist:

- $T_{clk} \geq T_{dvch}$
- $T_{clk} \geq T_{chdx}$

#### Example:

- $T_{dvch} = 2$  ns (from SPI flash datasheet)
  - $T_{chdx} = 5$  ns (from SPI flash datasheet)
1. Calculate:  $T_{clk} \geq T_{dvch}$  requires  $T_{clk} \geq 2$  ns
  2. Calculate:  $T_{clk} \geq T_{chdx}$  requires  $T_{clk} \geq 5$  ns

These requirements on  $T_{clk}$  indicate that the SPI Transmit Waveform and Timing Budget will restrict the system-level design example input clock cycle time to be 5 ns or larger.

## SPI Bus Receive Waveform and Timing Budget

The SPI flash device will exhibit certain output switching characteristics of its output data with respect to its input clock. This analysis is for data capture at the system-level design example, when receiving data from the SPI flash device.




Figure 8-10: SPI Flash Device Output Data Switching Characteristics

The following parameters, shown in Figure 8-10, are defined as the output switching behavior of the SPI flash device:

- $T_{clkv}$  = SPI flash maximum output valid with respect to clock
- $T_{clkx}$  = SPI flash minimum output hold with respect to clock

The analysis assumes minimum propagation delays are zero. This analysis also assumes the following skews are negligible:

- Skew on input clock distribution to FPGA output and input flip flops.
- Skew in PCB level translator channel delays. The level translator on clock and data paths must be matched for this to be true.
- Duty cycle distortion.

The following parameters are defined as implementation parameters of the EXT shim and PCB:

- $T_{clk}$  = input clock cycle time (icap\_clk)
- $T_{qfpga}$  = FPGA output delay with respect to icap\_clk
- $T_{sfpga}$  = FPGA input setup requirement with respect to icap\_clk
- $T_{hfpga}$  = FPGA input hold requirement with respect to icap\_clk
- $T_{w1}$  = FPGA to level translator PCB trace delay
- $T_{w2}$  = Level translator to SPI flash PCB trace delay
- $T_{w3}$  = SPI flash to level translator PCB trace delay
- $T_{w4}$  = Level translator to FPGA PCB trace delay
- $T_{dly}$  = Level translator channel delay

The timing path is a two cycle path for the EXT shim, but a single cycle path to the SPI flash device. For the timing analysis, the clock to out of the SPI flash device is modeled as a combinational delay. Both setup and hold requirements at the FPGA must be considered.



The memory system signaling generated by the EXT shim implementation is shown in Figure 8-11 and Figure 8-12.




Figure 8-11: Output Data Capture Timing (Hold Analysis)




Figure 8-12: Output Data Capture Timing (Setup Analysis)

The hold path analysis is a pass/fail test. The hold path analysis must be calculated using minimum delay values, for which the following relationship must be verified:

$$T_{hfpga} \leq T_{qfpga,min} + T_{w1} + T_{dly} + T_{w2} + T_{clkx} + T_{w3} + T_{dly} + T_{w4}$$

Substituting zero as a conservative minimum delay for  $T_{w1}$ ,  $T_{w2}$ ,  $T_{w3}$ ,  $T_{w4}$ , and  $T_{dly}$  yields:

$$T_{hfpga} \leq T_{qfpga,min} + T_{clkx}$$

The setup path analysis must be calculated using maximum delay values:

$$T_{clk} \geq 0.5 * (T_{qfpga,max} + T_{w1} + T_{dly} + T_{w2} + T_{clkv} + T_{w3} + T_{dly} + T_{w4} + T_{sfpga})$$

Example:

- $T_{clqV} = 8 \text{ ns}$  (from SPI flash datasheet)
- $T_{clqX} = 0 \text{ ns}$  (from SPI flash datasheet)
- $T_{dly} = 3 \text{ ns}$  (from level translator datasheet)
- $T_{w1} = 1 \text{ ns}$  (from board simulation)
- $T_{w2} = 1 \text{ ns}$  (from board simulation)
- $T_{w3} = 1 \text{ ns}$  (from board simulation)
- $T_{w4} = 1 \text{ ns}$  (from board simulation)

The FPGA timing parameters must be obtained from the timing report that results from the implementation of the system-level design example in the FPGA device targeted for use in the application. In order to generate the necessary reports, the timing analyzer must be run using the “-fastpaths” option.

$T_{qfpga} = \text{I/O Data Path Delay (external\_c)} = 3.360 \text{ ns}$ , maximum (from timing report):

```

-----
Slack: 13.042ns (requirement - (clock arrival + clock path + data path + uncertainty))
Source:      example_ext/example_ext_byte/ext_c_ofd (FF)
Destination: external_c (PAD)
Source Clock: icap_clk rising at 0.000ns
Requirement: 20.000ns
Data Path Delay: 3.360ns (Levels of Logic = 1)
Clock Path Delay: 3.573ns (Levels of Logic = 2)
Clock Uncertainty: 0.025ns

Clock Uncertainty: 0.025ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
Total System Jitter (TSJ): 0.050ns
Total Input Jitter (TIJ): 0.000ns
Discrete Jitter (DJ): 0.000ns
Phase Error (PE): 0.000ns

Maximum Clock Path at Slow Process Corner: clk to example_ext/example_ext_byte/ext_c_ofd
Location      Delay type      Delay(ns) Physical Resource
              Logical Resource(s)
-----
U23.I      Tiopi      0.702 clk
              clk
              clk_IBUFG
BUFGCTRL_X0Y0.I0 net (fanout=1) 0.938 clk_IBUFG
BUFGCTRL_X0Y0.O Tbgcko_O 0.092 example_bufg
              example_bufg
OLOGIC_X0Y194.CLK net (fanout=283) 1.841 icap_clk
-----
Total              3.573ns (0.794ns logic, 2.779ns route)
                  (22.2% logic, 77.8% route)

Maximum Data Path at Slow Process Corner: example_ext/example_ext_byte/ext_c_ofd to
external_c
Location      Delay type      Delay(ns) Physical Resource
              Logical Resource(s)
-----
OLOGIC_X0Y194.OQ Tockq      0.625 external_c_OBUF
              example_ext/example_ext_byte/ext_c_ofd
E33.O      net (fanout=1) 0.002 external_c_OBUF
E33.PAD      Tioop      2.733 external_c
              external_c_OBUF
              external_c
-----
Total              3.360ns (3.358ns logic, 0.002ns route)
                  (99.9% logic, 0.1% route)
-----

```

$T_{qfpga}$  = I/O Data Path Delay (external\_c) = 1.473 ns, minimum (from timing report):

```

-----
Delay (fastest paths): 2.951ns (clock arrival + clock path + data path - uncertainty)
Source:      example_ext/example_ext_byte/ext_c_ofd (FF)
Destination: external_c (PAD)
Source Clock: icap_clk rising at 0.000ns
Data Path Delay: 1.473ns (Levels of Logic = 1)
Clock Path Delay: 1.503ns (Levels of Logic = 2)
Clock Uncertainty: 0.025ns

Clock Uncertainty: 0.025ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
Total System Jitter (TSJ): 0.050ns
Total Input Jitter (TIJ): 0.000ns
Discrete Jitter (DJ): 0.000ns
Phase Error (PE): 0.000ns

Minimum Clock Path at Fast Process Corner: clk to example_ext/example_ext_byte/ext_c_ofd
Location      Delay type      Delay(ns) Physical Resource
              Logical Resource(s)
-----
U23.I      Tiopi      0.316 clk
              clk
              clk_IBUFG
BUFGCTRL_X0Y0.I0 net (fanout=1) 0.367 clk_IBUFG
BUFGCTRL_X0Y0.O Tbgcko_O 0.033 example_bufg
              example_bufg
OLOGIC_X0Y194.CLK net (fanout=283) 0.787 icap_clk
-----
Total      1.503ns (0.349ns logic, 1.154ns route)
              (23.2% logic, 76.8% route)

Minimum Data Path at Fast Process Corner: example_ext/example_ext_byte/ext_c_ofd to
external_c
Location      Delay type      Delay(ns) Physical Resource
              Logical Resource(s)
-----
OLOGIC_X0Y194.OQ Tockq      0.215 external_c_OBUF
              example_ext/example_ext_byte/ext_c_ofd
E33.O      net (fanout=1) 0.002 external_c_OBUF
E33.PAD      Tioop      1.256 external_c
              external_c_OBUF
              external_c
-----
Total      1.473ns (1.471ns logic, 0.002ns route)
              (99.9% logic, 0.1% route)
-----

```

$T_{\text{sfpga}}$  = I/O Data Path Delay (external\_q) = 4.943 ns, maximum (from timing report):

```

-----
Slack (setup): 18.398ns (requirement - (data path - clock path - clock arrival +
uncertainty))
Source:      external_q (PAD)
Destination: example_ext/example_ext_byte/ext_q_ifd (FF)
Destination Clock: icap_clk rising at 0.000ns
Requirement: 20.000ns
Data Path Delay: 4.943ns (Levels of Logic = 1)
Clock Path Delay: 3.366ns (Levels of Logic = 2)
Clock Uncertainty: 0.025ns

Clock Uncertainty: 0.025ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
Total System Jitter (TSJ): 0.050ns
Total Input Jitter (TIJ): 0.000ns
Discrete Jitter (DJ): 0.000ns
Phase Error (PE): 0.000ns

Maximum Data Path at Slow Process Corner: external_q to
example_ext/example_ext_byte/ext_q_ifd
Location      Delay type      Delay(ns) Physical Resource
              Logical Resource(s)
-----
C33.I      Tiopi      0.766 external_q
              external_q
              external_q_IBUF
ILOGIC_X0Y187.DDL net (fanout=1) 4.046 external_q_IBUF
ILOGIC_X0Y187.CLK Tidockd 0.131 fetch_rxddata<0>
              example_ext/example_ext_byte/ext_q_ifd
-----
Total          4.943ns (0.897ns logic, 4.046ns route)
                  (18.1% logic, 81.9% route)

Minimum Clock Path at Slow Process Corner: clk to example_ext/example_ext_byte/ext_q_ifd
Location      Delay type      Delay(ns) Physical Resource
              Logical Resource(s)
-----
U23.I      Tiopi      0.670 clk
              clk
              clk_IBUFG
BUFGCTRL_X0Y0.I0 net (fanout=1) 0.865 clk_IBUFG
BUFGCTRL_X0Y0.O Tbgcko_O 0.087 example_bufg
              example_bufg
ILOGIC_X0Y187.CLK net (fanout=283) 1.744 icap_clk
-----
Total          3.366ns (0.757ns logic, 2.609ns route)
                  (22.5% logic, 77.5% route)
-----

```

$T_{hfga} = - \text{I/O Data Path Delay (external\_q)} = -1.800 \text{ ns}$ , minimum (from timing report):

```
-----
Slack (hold): 0.131ns (requirement - (clock path + clock arrival + uncertainty - data path))
Source:      external_q (PAD)
Destination: example_ext/example_ext_byte/ext_q_ifd (FF)
Destination Clock: icap_clk rising at 0.000ns
Requirement: 0.000ns
Data Path Delay: 1.800ns (Levels of Logic = 1)
Clock Path Delay: 1.644ns (Levels of Logic = 2)
Clock Uncertainty: 0.025ns

Clock Uncertainty: 0.025ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
Total System Jitter (TSJ): 0.050ns
Total Input Jitter (TIJ): 0.000ns
Discrete Jitter (DJ): 0.000ns
Phase Error (PE): 0.000ns

Minimum Data Path at Fast Process Corner: external_q to
example_ext/example_ext_byte/ext_q_ifd
Location      Delay type  Delay(ns) Physical Resource
              Logical Resource(s)
-----
C33.I      Tiopi      0.371 external_q
              external_q
              external_q_IBUF
ILOGIC_X0Y187.DDL net (fanout=1) 1.432 external_q_IBUF
ILOGIC_X0Y187.CLK Tiocdd (-Th) 0.003 fetch_rxdata<0>
              example_ext/example_ext_byte/ext_q_ifd
-----
Total          1.800ns (0.368ns logic, 1.432ns route)
              (20.4% logic, 79.6% route)

Maximum Clock Path at Fast Process Corner: clk to example_ext/example_ext_byte/ext_q_ifd
Location      Delay type  Delay(ns) Physical Resource
              Logical Resource(s)
-----
U23.I      Tiopi      0.371 clk
              clk
              clk_IBUFG
BUFGCTRL_X0Y0.I0 net (fanout=1) 0.397 clk_IBUFG
BUFGCTRL_X0Y0.O Tbgcko_O 0.035 example_bufg
              example_bufg
ILOGIC_X0Y187.CLK net (fanout=283) 0.841 icap_clk
-----
Total          1.644ns (0.406ns logic, 1.238ns route)
              (24.7% logic, 75.3% route)
-----
```

Check:

- Is  $T_{\text{hfpga}} \leq T_{\text{qfpga,min}} + T_{\text{clq}}?$
- Is  $-1.800 \text{ ns} \leq 1.473 \text{ ns} + 0 \text{ ns}?$
- Is  $-1.800 \text{ ns} \leq 1.473 \text{ ns}?$  YES

Calculate:

$$T_{\text{clk}} \geq 0.5 * (T_{\text{qfpga,max}} + T_{\text{w1}} + T_{\text{dly}} + T_{\text{w2}} + T_{\text{clqv}} + T_{\text{w3}} + T_{\text{dly}} + T_{\text{w4}} + T_{\text{sfpga}})$$

requires

$$T_{\text{clk}} \geq 0.5 * (3.360 \text{ ns} + 1 \text{ ns} + 3 \text{ ns} + 1 \text{ ns} + 8 \text{ ns} + 1 \text{ ns} + 3 \text{ ns} + 1 \text{ ns} + 4.943 \text{ ns})$$

or

$$T_{\text{clk}} \geq 13.152 \text{ ns}$$

The hold requirement is satisfied, and the requirement on  $T_{\text{clk}}$  indicates that the SPI Receive Waveform and Timing Budget will restrict the system-level design example input clock cycle time to be 13.152 ns or larger.

## SPI Bus Timing Budget Conclusions

When the EXT shim and external memory system are present, the SPI bus timing budget must be analyzed to ensure a robust implementation. The result of the analysis will confirm that the external memory system is functional, and reveal any constraints it may pose on the maximum frequency of the system-level design example input clock.

### Example:

Using the results from the preceding examples in this section, the memory interface is functional, and the most stringent requirement on  $T_{\text{clk}}$  is that  $T_{\text{clk}} \geq 13.152 \text{ ns}$ , as the memory interface will only work when the input clock frequency is 76.037 MHz or lower. Other input clock frequency limits, such as the ICAP maximum clock frequency and the system-level example maximum clock frequency, must also be considered.

## Error Injection Interface

The Error Injection Interface consists of an input bus and input strobe, implementing a simple parallel input port. This interface is only present when Error Injection is enabled and I/O Pins are selected. Direct, logic-signal-based error injection is possible from the Error Injection Interface. The use of this interface is entirely optional. This interface accepts four types of commands:


- Command to enter Idle state (halt normal scanning to inject errors)
- Command to enter Observation state (resume normal scanning)
- Inject error at physical frame address
- Inject error at linear frame address

These commands are not unique to the Error Injection Interface; they are also available on the Monitor Interface.

In many cases, desired signals from the Error Injection Interface may be brought to I/O pins on the FPGA. In one configuration, the system-level design example brings all of the signals to I/O pins. It is possible to generate and drive the error injection signals inside the FPGA; in fact, this is exactly what is done when ChipScope is selected rather than I/O pins.

Externally, the error injection signals may be connected to another device for control. In order to properly capture supplied commands, the timing requirements of the Error Injection Interface must be accounted for when interfacing to another device.

The signals in the Error Injection Interface are received by a sequential logic process in the controller using the strobe to enable an input register. The timing requirements shown in Figure 8-13 must be observed to ensure successful data capture.



**Figure 8-13: Error Injection Interface Timing Requirements**

The clock signal shown in Figure 8-13 is meant only to illustrate the waveform timescale. While the pulse widths are specified in terms of clock cycles, the external device generating and driving the error injection signals need not be synchronous to the clock signal.

If an error is injected into a frame that is masked or beyond the supported address range for a device or SEU coverage, the error injection command will be ignored and no error will be detected in the observation state.

## Behavior Level

The system-level design example exhibits certain high-level functional behaviors during operation, based on the controller design. This section is intended to convey expected behaviors and how to interact with the system-level design example.

### Controller Activity

#### Initialization

During FPGA configuration, the controller is held in reset by the FPGA global set/reset signal. At the completion of configuration, the FPGA configuration system de-asserts the global set/reset signal and the controller initializes. During initialization state, `status_initialization` is true.

This initialization includes some internal housekeeping, as well as directly observable events such as the generation of a status report on the Monitor Interface. Initialization includes:

- A delay to wait for availability of the configuration system through ICAP
- A first readback cycle where the frame-level ECC checksums are computed
- A second readback cycle where the device-level CRC checksum is computed
- A third readback cycle where an alternate device-level CRC checksum is computed (Virtex-6 only)

At the completion of initialization, the controller transitions to the observation state.



## Observation

The controller spends virtually all of its time in the observation state. During the observation state, `status_observation` is true and the controller observes the FPGA configuration system for indication of error conditions. If no error exists, and the controller receives a command (from either the Error Injection Interface or the Monitor Interface), then the controller will process the received command. Only two commands are supported in the observation state, the “enter idle” and “status report” commands. The controller will ignore all other commands.

The “enter idle” command may be applied through either the Error Injection Interface or the Monitor Interface, and is used to idle the controller so that error injections may be performed. This command causes the controller to transition to the idle state.

The “status report” command is not frequently used; it provides some diagnostic information, and may be helpful as a mechanism to “ping” the controller without idling it. This command is only supported on the Monitor Interface.

In the event an error is detected, the controller reads additional information from the hardware in preparation for a correction attempt. After the controller has gathered the available information, it transitions to the correction state.

## Correction

The controller attempts to correct errors in the correction state. The controller always passes through the correction state, even if correction is disabled. During the correction state, `status_correction` is true.

If the error is a CRC-only error, the controller sets `status_uncorrectable` and generates a report on the Monitor Interface. It then transitions to the classification state. If the error is not a CRC-only error, then the behavior of the controller depends on how it has been configured to correct errors.

If the controller is configured for “correction by replace,” it will generate a replacement data request on the Fetch Interface. In the system-level design example, the EXT shim translates this request into a read of the external memory. The return data is provided to the controller by the EXT shim. The controller then performs active partial reconfiguration to re-write the frame with the correct contents. The controller clears `status_uncorrectable` and generates a report on the Monitor Interface. It then transitions to the classification state.

If the controller is configured for “correction by repair,” it will attempt to correct the error using algorithmic methods. If the error is correctable, the controller performs active partial reconfiguration to re-write the frame with the corrected contents and clears `status_uncorrectable`. Otherwise, the controller sets `status_uncorrectable`. In either case, the controller generates a report and then transitions to the classification state.

## Classification

The controller classifies errors in the classification state. The controller always passes through the classification state, even if classification is disabled. During the classification state, `status_classification` is true.

All errors signaled as uncorrectable during the correction state are signaled as essential. The only reason an error can be uncorrectable is because it cannot be located. And, if this is the case, the controller cannot look up the error to determine whether it is essential. In these cases, the controller sets `status_essential`, generates a report, and then

transitions to the idle state. Once an uncorrectable error is encountered, the controller does not continue looking for errors. At this point, the FPGA device must be reconfigured.

The treatment of errors signaled as correctable during the correction state depends on the controller option setting. If error classification is disabled, all correctable errors are unconditionally signaled as essential. If error classification is enabled, the controller will generate a classification data request on the Fetch Interface. In the system-level design example, the EXT shim translates this request into a read of the external memory. The return data is provided to the controller by the EXT shim. With this data, the controller then determines whether it is essential. In all cases, the controller generates a report, changes `status_essential` as appropriate, and then transitions to the observation state to resume looking for errors.

## Idle

The idle state is similar to the observation state, except that the controller does not observe the FPGA configuration system for indication of error conditions. The idle state is indicated by the de-assertion of all five state bits on the Status Interface. If the controller receives a command (from either the Error Injection Interface or the Monitor Interface), then the controller will process the received command. The error injection commands are only supported in the idle state.

The “enter observation” command may be applied through either the Error Injection Interface or the Monitor Interface, and is used to return the controller to the observation state so that errors may be detected.

The “status report” command is not frequently used; it provides some diagnostic information, and may be helpful as a mechanism to “ping” the controller. This command is only supported on the Monitor Interface.

Any desired set of “error injection” commands may be applied through either the Error Injection Interface or the Monitor Interface. These commands direct the controller to perform error injections. The primary reason the idle state exists is to halt actions taken in response to error detections so that multi-bit errors can be constructed.

## Injection

The controller performs error injections in the injection state. The controller always passes through the injection state in response to a valid error injection command issued from the idle state, even if error injection is disabled; this can occur if error injection commands are presented on the Monitor Interface, as the Monitor Interface exists even when error injection is disabled. During the injection state, `status_injection` is true.

The error injection process is a simple read-modify-write to invert one configuration memory bit at an address specified as part of the error injection command.

The controller always transitions from the injection state back to the idle state. Multi-bit errors may be constructed by repeated error injections commands, each resulting in a transition through the injection state. At the end of error injection, the controller must be moved from the idle state back into the observation state.

## Fatal Error

The controller enters the fatal error state when it detects an internal inconsistency. Although very unlikely, it is possible for the controller to halt due to soft errors that affect the controller-related configuration memory or the controller design state elements.

The fatal error state is indicated by the assertion of all five state bits on the Status Interface, along with a fatal error report message. This condition is non-recoverable, and the FPGA device must be reconfigured.

## Error Injection Interface Commands

The Error Injection Interface commands define what a user may send to the controller through the Error Injection Interface. This command set offers basic capability to inject errors.

Commands are presented by applying a 36-bit value to the `inject_address` bus, and then asserting the `inject_strobe` signal. Once a command is presented, do not present another command until the Status Interface has confirmed completion of the previous command.

### Directed State Changes

The controller may be moved between observation and idle states by a directed state change. The command format is shown in Figure 8-14 and Figure 8-15, with “X” representing a “don’t care.”

35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

Figure 8-14: Enter Idle State Command

35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

Figure 8-15: Enter Observation State Command

Completion of the command is indicated on the Status Interface by a change in the state outputs indicating the controller has entered the requested state.

### Error Injection

There are two addressing schemes to specify the frame address for an error injection. These are linear frame addressing and physical frame addressing. Linear frame addressing is simple, but the addresses do not provide information about type and physical location of the frame. The command format is shown in Figure 8-16 through Figure 8-19, with borders marking nibble boundaries and shading marking separate bit fields in the command.

An error injection command using linear frame address has the form shown in Figure 8-16.

35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	0	0	0	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	W	W	W	W	W	W	B	B	B	B	B

Figure 8-16: Virtex-6 Error Injection Command (Linear Frame Address)

Where:

- LLLLLLLLLLLLLLLLLL = linear frame address (17-bit)
- WWWWWW = word address (7-bit)
- BBBB = bit address (5-bit)

35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	0	0	0	0	0	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	W	W	W	W	W	W	W	0	B	B	B	B

Figure 8-17: Spartan-6 Error Injection Command (Linear Frame Address)

Where:

- LLLLLLLLLLLLLLLL = linear frame address (15-bit)
- WWWWWWW = word address (7-bit)
- BBBB = bit address (4-bit)

An error injection command using physical frame address has the form shown in Figure 8-18.

35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	T	T	H	R	R	R	R	R	C	C	C	C	C	C	C	C	M	M	M	M	M	M	M	W	W	W	W	W	W	W	B	B	B	B	

Figure 8-18: Virtex-6 Error Injection Command (Physical Frame Address)

Where:

- TT = block type (2-bit)
- H = half address (1-bit)
- RRRRR = row address (5-bit)
- CCCCCCCC = column address (8-bit)
- MMMMMMM = minor address (7-bit)
- WWWWWWW = word address (7-bit)
- BBBB = bit address (5-bit)

Completion of the command is indicated on the Status Interface by the de-assertion of the status\_injection output indicating the controller has exited the error injection state.

35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	R	R	R	R	M	M	M	M	M	M	M	M	0	0	m	m	m	m	m	m	m	m	W	W	W	W	W	W	W	0	B	B	B	B

Figure 8-19: Spartan-6 Error Injection Command (Physical Frame Address)

Where:

- RRRR = row address (4-bit)
- MMMMMMM = major address (8-bit)
- mmmmmmm = minor address (8-bit)
- WWWWWWW = word address (7-bit)
- BBBB = bit address (4-bit)

## Monitor Interface Commands

The Monitor Interface commands define what a user may send to the controller through the Monitor Interface. This command set is intended to offer a superset of the “command capability” available from the Error Injection Interface.

### Directed State Changes

The controller may be moved between observation and idle states by a directed state change. “I” command is used to enter idle state. “O” command is used to enter observation state.

### Status Report

“S” command is used to request a status report from the controller. The status report format is detailed in the next section which describes status messages generated by the controller. The controller will accept this command when in idle or observation states.

### Error Injection

“N” command is used to perform an error injection. The controller will only accept this command when in the idle state. The format of the command is:

```
N {9-digit hex value}
```

Issuing this command is analogous to presenting an error injection command on the Error Injection Interface. The 9-digit hex value supplied with this command represents the same value that would be applied to the Error Injection Interface.

For example, the command `N C00007041` will inject an error in linear frame address 7, at word address 2, bit address 1. The command `N 000007041` will inject an error in physical frame address 7, at word address 2, bit address 1.

## Monitor Interface Messages

The Monitor Interface messages define what messages a user may expect from the controller through the Monitor Interface. This message set is intended to offer a superset of the “reporting” available from the Status Interface.

### Initialization Report

As the controller performs the initialization sequence, it generates the initialization report. This report contains diagnostic information. This report is generated only once when the controller first starts. The Virtex-6 initialization report looks like this:

V6_SEM_V2_1	Name and Version
SC 01	State Change, Initialization
FS {2-digit hex value}	Core Configuration Information
ICAP OK	Status: ICAP Available
RDBK OK	Status: Readback Active
INIT OK	Status: Completed Setup
SC 02	State Change, Observation

The Spartan-6 initialization report is virtually identical except the controller reports its name and version as `S6_SEM_V2_1` instead.

## Command Prompt

The command prompt issued by the controller is one of two characters, depending on the controller state. If the controller is in observation state (the default state after initialization completes) the prompt issued is `O>`. If the controller is in idle state, the prompt issued is `I>`.

## State Change Report

Any time the controller changes state, the controller also issues a state change report. The report is a single line with the following format:

```
SC {2-digit hex value}
```

The 2-digit hex value is the representation of the Status Interface outputs.

**Table 8-2: State Change Report Decoding**

Report String	State Name
SC 00	Idle
SC 01	Initialization
SC 02	Observation
SC 04	Correction
SC 08	Classification
SC 10	Injection
SC 1F	Fatal Error

Entry into the fatal error state may occur at anytime, even without an explicit state change report. Upon entering this state, the controller issues the following fatal error message:

```
HALT
```

## Flag Change Report

Any time the controller changes flags, the controller also issues a flag change report. The report is a single line with the following format:

```
FC {2-digit hex value}
```

The 2-digit hex value is the representation of the Status Interface outputs.

**Table 8-3: Flag Change Report Decoding**

Report String	Condition Name
FC 00	Correctable, Non-Essential
FC 20	Uncorrectable, Non-Essential
FC 40	Correctable, Essential
FC 60	Uncorrectable, Essential

## Status Report

A status report provides more information about the controller state. It is a multiple-line report that is generated in response to the `S` command, provided the controller is in the observation or idle states. The report has the following format:

```
MF {6-digit hex value}    Maximum Frame (linear count)
SC {2-digit hex value}    Current State
FC {2-digit hex value}    Current Flags
FS {2-digit hex value}    Feature Set
```

The maximum frame value is of particular interest when performing error injections, as the value reported is the highest valid linear frame address.

## Error Detection Report

Upon detection of an error condition, the controller will correct the error as quickly as possible. Therefore, the report information is actually generated after the correction has taken place, assuming it is possible to correct the error. The following scenarios exist:

Diagnosis: CRC error only [cannot identify location or number bits in error]

```
SC 04
CRC
```

Diagnosis: 1-bit ECC error, SYNDROME is valid. Controller reports physical frame address, linear frame address, word in frame, and bit in word.

```
SC 04
SED OK
PA {6-digit hex value}
LA {6-digit hex value}
WD {2-digit hex value} BT {2-digit hex value}
```

Diagnosis: 1-bit ECC error, SYNDROME is invalid. Controller reports physical frame address and linear frame address.

```
SC 04
SED NG
PA {6-digit hex value}
LA {6-digit hex value}
```

Diagnosis: 2-bit ECC error. Controller reports physical frame address and linear frame address.

```
SC 04
DED
PA {6-digit hex value}
LA {6-digit hex value}
```

## Error Correction Report

The error correction process varies depending on the controller configuration and the nature of what has been detected and what can be corrected.

The general form of the report for an uncorrectable error, or when correction is disabled is:

```
COR
END
```

Followed by:

```
FC 20          Bit 5, uncorrectable is set (with stale essential flag)
```

or

```
FC 60          Bit 5, uncorrectable is set (with stale essential flag)
```

The general form of the report for a correctable error is:

```
COR
```

```
{correction list}
END
```

Followed by:

```
FC 00          Bit 5, uncorrectable is cleared (with stale essential
flag)
```

or

```
FC 40          Bit 5, uncorrectable is cleared (with stale essential
flag)
```

The {correction list} is one or more lines providing the word in frame and bit in word of each corrected bit. The list can potentially be thousands of lines. This is the same notation used for the error detection report. Each line of the list is formatted as follows:

```
WD {2-digit hex value} BT {2-digit hex value}
```

## Error Classification Report

The error classification process involves looking up each of the errors in a frame to determine if any of them are essential. If one or more are identified as essential, the entire event is considered essential.

The general form of the report for a correctable, non-essential event is:

```
SC 08
CLA
END
FC 00          Bit 6, essential is cleared
```

The general form of the report for a correctable, essential event is:

```
SC 08
CLA
{list}
END
FC 40          Bit 6, essential is set
```

The {list} is one or more lines providing the word in frame and bit in word of each essential bit. The list can potentially be as long as 2,592 lines. This is the same notation used for the error detection report. Each line of the list is formatted as follows:

```
WD {2-digit hex value} BT {2-digit hex value}
```

The general form of the report for an uncorrectable event, or when classification is disabled, is shorter. In these cases, the error is assumed to be essential because no information is available to suggest otherwise, and there is little to report:

```
SC 08
FC 60          Bit 6, essential is set
```

## System Level

### Solution Reliability Estimates

The system-level design example is analyzed in the following section to provide an estimate of the FIT of the solution itself, as implemented in the FPGA. This analysis method is also appropriate for generating quick estimates of other circuits implemented in the FPGA.



In this analysis, all features are considered enabled, with all signals brought to I/O pins. Chipscope is specifically excluded from analysis, as it is unlikely a production design will include this interactive debug and experimentation capability. As a result, the estimate represents an upper bound.

## Estimation Data

Xilinx device FIT data is reported in UG116, *Device Reliability Report*. Table 8-4 provides example data for a sample reliability estimation.

**Note:** The data in Table 8-4 is an example. This example data is for illustrative purposes only and must not be used in critical design decisions. See UG116 for current device FIT data.

Table 8-4: Example Device FIT Data

Device	Memory Cell Type	Real Time Soft Error Rate FIT/Mbit
Virtex-6	Configuration Memory	131
	Block Memory	375
	Distributed Memory (same as Configuration Memory)	131
	Flip Flops	Unspecified
Spartan-6	Configuration Memory	197
	Block Memory	412
	Distributed Memory (same as Configuration Memory)	197
	Flip Flops	Unspecified

Table 8-5 provides an approximate relationship between resources and the number of configuration memory cells associated with each resource.

Table 8-5: Configuration Bits Per Device Feature

Device	FPGA Device Feature (Includes Routing)	Approximate Number of Configuration Bits
Virtex-6	Logic Slice	1,166
	Block RAM (36Kb)	9,396
	Block RAM (18Kb)	4,698
	I/O Block	2,850
Spartan-6	Logic Slice	1,166
	Block RAM (18Kb)	4,698
	Block RAM (9Kb)	2,349
	I/O Block	2,850

Typically less than 10% of configuration cells would directly impact the active design if a soft error occurred. Therefore, the sample reliability estimation uses a de-rating factor of 10%.

## Sample Virtex-6 Reliability Estimation

The controller and shims use approximately 140 logic slices, 52 I/O blocks, and 3 block RAM (18 Kb). Consider the configuration bit contribution:

$$\text{Configuration Bit FIT} = 10\% * (140 * 1,166 + 52 * 2,850 + 3 * 4,698) * 131 \text{ FIT/Mbit}$$

$$\text{Configuration Bit FIT} = 4.1 \text{ FIT}$$

The controller and shims use several hundred flip flops for data, their contribution is ignored due to the small number of bits.

The controller and shims use 70 LUT RAM. The usage breakdown is as follows:

- The MON shim uses 36 LUT RAM for data buffering, but the buffers are generally empty and data corruption not observable. These memory bits are therefore ignored.
- The controller uses 34 LUT RAM for data storage. Errors in used locations are highly likely halt the controller. Approximately 256 memory bits are used.

$$\text{LUT RAM Bit FIT} = 100\% * 256 * 131 \text{ FIT/Mbit}$$

$$\text{LUT RAM Bit FIT} = 0.03 \text{ FIT}$$

The controller uses three block RAM (18 Kb). The usage breakdown is:

- An internal buffer uses one block RAM. In the data array, 10368 bits are allocated to data buffers used in correction and classification; a soft error here would only cause potential issue if it occurred *during* mitigation activity. No permanent data resides here; these are therefore ignored. Another 7552 bits are allocated to constant storage; errors in these locations are highly likely to break the controller and must be considered in the analysis. The remaining 512 bits are unused.
- The controller firmware resides in two block RAMs. The word count is approximately 1550 out of 2048, with at least 150 of the used words only executed one time at system start and therefore ignored. The number of bits considered for the analysis is 25200.

$$\text{Block RAM Bit FIT} = 100\% * 32752 * 375 \text{ FIT/Mbit}$$

$$\text{Block RAM Bit FIT} = 11.7 \text{ FIT}$$

The total controller fit is then:

$$4.1 \text{ FIT} + 0.03 \text{ FIT} + 11.7 \text{ FIT} \approx 15.8 \text{ FIT}$$

## Sample Spartan-6 Reliability Estimation

The controller and shims use approximately 249 logic slices, 52 I/O blocks, and 10 block RAM (18 Kb) in a mid-size LX45 part. Consider the configuration bit contribution:

$$\text{Configuration Bit FIT} = 10\% * (249 * 1,166 + 52 * 2,850 + 10 * 4,698) * 197 \text{ FIT/Mbit}$$

$$\text{Configuration Bit FIT} = 9.1 \text{ FIT}$$

The controller and shims use several hundred flip flops for data, their contribution is ignored due to the small number of bits.

The controller and shims use 70 LUT RAM. The usage breakdown is as follows:

- The MON shim uses 36 LUT RAM for data buffering, but the buffers are generally empty and data corruption not observable. These memory bits are therefore ignored.
- The controller uses 34 LUT RAM for data storage. Errors in used locations are highly likely halt the controller. Approximately 256 memory bits are used.

$$\text{LUT RAM Bit FIT} = 100\% * 256 * 197 \text{ FIT/Mbit}$$

$$\text{LUT RAM Bit FIT} = 0.05 \text{ FIT}$$

The controller uses ten block RAM (18 Kb). The usage breakdown is:

- An internal buffer uses one block RAM. In the data array, 3268 bits are allocated to data buffers used in correction and classification; a soft error here would only cause potential issue if it occurred during mitigation activity. No permanent data resides here; these are therefore ignored. Another 6812 bits are allocated to constant storage; errors in these locations are highly likely to break the controller and must be considered in the analysis. The remaining 8352 bits are unused.
- The controller firmware resides in two block RAMs. The word count is approximately 1732 out of 2048, with at least 444 of the used words only executed one time at system start or as debug and therefore ignored. The number of bits considered for the analysis is 23184.
- The soft logic FRAME ECC module within the Spartan-6 Controller stores the ECC checksums in block RAM. These block RAM contents are protected by the FRAME ECC, and do not factor into the block RAM Bit FIT. As shown above, these block RAMs contribute to the Configuration Bit FIT.

$$\text{Block RAM Bit FIT} = 100\% * (6812 + 23184) * 412 \text{ FIT/Mbit}$$

$$\text{Block RAM Bit FIT} = 11.8 \text{ FIT}$$

The total controller fit is then:

$$9.1 \text{ FIT} + 0.05 \text{ FIT} + 11.8 \text{ FIT} \approx 21 \text{ FIT}$$

## Solution Latency Estimates

The error mitigation latency of the solution is defined as the total time that elapses between the creation of an error condition and the conclusion of the mitigation process. The mitigation process consists of detection, correction, and classification. Depending on the application, error mitigation latency may be a key metric to consider.

### Estimation Data

The solution behaviors are based on processing of FPGA configuration frames. Single-bit errors always reside in a single frame. Generally, an  $N$ -bit error may present in a variety of ways, ranging from one frame containing all bit errors, to  $N$  frames each containing one bit error. When multiple frames are affected by an error, the sequence of detection, correction, and classification is repeated for each affected frame.

The solution will properly mitigate an arbitrary workload of error events. The error mitigation latency estimation of an arbitrary workload is complex. This section focuses on the common case involving a single frame, but provides insight into the controller behavior to aid in understanding other scenarios.

### Start-Up Latency

Start-up latency is a delay between the end of configuration and the completion of the controller initialization, as marked by entry into the observation state. This latency is a function of several variables including the configuration mode, the FPGA size (frame count), and the solution clock frequency. This latency is typically several hundred milliseconds and incurred only once. It is not a part of the mitigation process.

## Error Detection Latency

Error detection latency is the major component of the total error mitigation latency. Error detection latency is a function of the FPGA size (frame count) and the solution clock frequency. It is also a function of the type of error and the relative position of the error with respect to the position of the silicon readback process.

Table 8-6 illustrates full device scan times.

**Table 8-6: Device Scan Times at ICAP Maximum Frequency**

Device		ICAP F <sub>MAX</sub>	Scan Time at ICAP F <sub>MAX</sub>
Virtex-6	XC6VCX75T	100 MHz	6.2 ms
	XC6VCX130T	100 MHz	10.4 ms
	XC6VCX195T	100 MHz	15.0 ms
	XC6VCX240T	100 MHz	18.0 ms
	XC6VHX250T	100 MHz	18.7 ms
	XC6VHX255T	100 MHz	18.7 ms
	XC6VHX380T	100 MHz	28.0 ms
	XC6VHX565T	100 MHz	39.3 ms
	XC6VLX75T	100 MHz	6.2 ms
	XC6VLX130T	100 MHz	10.4 ms
	XC6VLX195T	100 MHz	15.0 ms
	XC6VLX240T	100 MHz	18.0 ms
	XC6VLX365T	100 MHz	25.2 ms
	XC6VLX550T	100 MHz	37.7 ms
	XC6VLX760	100 MHz	49.9 ms
	XC6VSX315T	100 MHz	24.1 ms
	XC6VSX475T	100 MHz	36.1 ms
Spartan-6	XC6SLX4	20 MHz	6.6 ms
	XC6SLX9	20 MHz	6.6 ms
	XC6SLX16	20 MHz	9.7 ms
	XC6SLX25(T)	20 MHz	16.5 ms
	XC6SLX45(T)	20 MHz	29.6 ms
	XC6SLX75(T)	20 MHz	50.0 ms
	XC6SLX100(T)	12 MHz	110.0 ms
	XC6SLX150(T)	12 MHz	147.6 ms

The device scan time for the target device, at the actual frequency of operation, can be estimated using data from [Table 8-6](#) and [Equation 8-3](#).

$$ScanTime_{ACTUAL} = ScanTime_{ICAP\_F_{MAX}} \cdot \left[ \frac{ICAP\_F_{MAX}}{Frequency_{ACTUAL}} \right] \quad \text{Equation 8-3}$$

The error detection latency can be bounded as follows:

- Absolute minimum error detection latency is effectively zero.
- Typical error detection latency for detection by ECC is  $0.5 * ScanTime_{ACTUAL}$
- Maximum error detection latency for detection by ECC is  $ScanTime_{ACTUAL}$
- Absolute maximum error detection latency for detection by CRC alone is  $2.0 * ScanTime_{ACTUAL}$

The frame-based ECC method used will always detect single, double, triple, and all odd-count bit errors in a frame. The remaining error types are usually detected by the frame-based ECC method as well. It is rare to encounter an error that defeats the ECC and is detected by CRC alone.

## Error Correction Latency

After detecting an error, the solution attempts correction. Errors may be correctable depending on the selected correction mode and error type. [Table 8-7](#) provides typical error correction latency with no throttling on the Monitor Interface.

**Table 8-7: Typical Error Correction Latency, No Throttling on Monitor Interface**

Device Family	Correction Mode	Errors in Frame (Correctability)	Typical Error Correction State at ICAP_F <sub>MAX</sub>
Virtex-6 FPGA	Repair	1-bit (Correctable)	490 μs
Virtex-6 FPGA	Repair	2-bit (Uncorrectable)	20 μs
Virtex-6 FPGA	Replace	1-bit (Correctable)	660 μs
Virtex-6 FPGA	Replace	2-bit (Correctable)	660 μs
Virtex-6 FPGA	Any	CRC-only (Uncorrectable)	10 μs
Spartan-6 FPGA LX4 through LX75(T)	Repair	1-bit (Correctable)	TBD
Spartan-6 FPGA LX4 through LX75(T)	Repair	2-bit (Uncorrectable)	TBD
Spartan-6 FPGA LX4 through LX75(T)	Replace	1-bit (Correctable)	TBD
Spartan-6 FPGA LX4 through LX75(T)	Replace	2-bit (Correctable)	TBD
Spartan-6 FPGA LX4 through LX75(T)	Any	CRC-only (Uncorrectable)	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Repair	1-bit (Correctable)	TBD

Table 8-7: Typical Error Correction Latency, No Throttling on Monitor Interface (Cont'd)

Device Family	Correction Mode	Errors in Frame (Correctability)	Typical Error Correction State at ICAP_F <sub>MAX</sub>
Spartan-6 FPGA LX100(T) through LX150(T)	Repair	2-bit (Uncorrectable)	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Replace	1-bit (Correctable)	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Replace	2-bit (Correctable)	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Any	CRC-only (Uncorrectable)	TBD

The error correction latency at the actual frequency of operation may be estimated using data from [Table 8-7](#) and [Equation 8-4](#).

$$CorrectionLatency_{ACTUAL} = CorrectionLatency_{ICAP\_F_{MAX}} \cdot \left[ \frac{ICAP\_F_{MAX}}{Frequency_{ACTUAL}} \right] \quad \text{Equation 8-4}$$

### Error Classification Latency

After attempting correction of an error, the solution classifies the error. The classification result depends on the correction mode, error type, error location, and selected classification mode. [Table 8-8](#) provides typical error classification latency with no throttling on the Monitor Interface.

Table 8-8: Typical Error Classification Latency, No Throttling on Monitor Interface

Device Family	Correction Mode	Errors in Frame (Correctability)	Classification Mode	Typical Error Classification State at ICAP_F <sub>MAX</sub>
Virtex-6 FPGA	Repair	1-bit (Correctable)	Enabled	610 μs
Virtex-6 FPGA	Repair	1-bit (Correctable)	Disabled	10 μs
Virtex-6 FPGA	Repair	2-bit (Uncorrectable)	Enabled	10 μs
Virtex-6 FPGA	Repair	2-bit (Uncorrectable)	Disabled	10 μs
Virtex-6 FPGA	Replace	1-bit (Correctable)	Enabled	610 μs
Virtex-6 FPGA	Replace	1-bit (Correctable)	Disabled	10 μs
Virtex-6 FPGA	Replace	2-bit (Correctable)	Enabled	610 μs
Virtex-6 FPGA	Replace	2-bit (Correctable)	Disabled	10 μs
Virtex-6 FPGA	Any	CRC-only (Uncorrectable)	Any	10 μs
Spartan-6 FPGA LX4 through LX75(T)	Repair	1-bit (Correctable)	Enabled	TBD
Spartan-6 FPGA LX4 through LX75(T)	Repair	1-bit (Correctable)	Disabled	TBD
Spartan-6 FPGA LX4 through LX75(T)	Repair	2-bit (Uncorrectable)	Enabled	TBD

Table 8-8: Typical Error Classification Latency, No Throttling on Monitor Interface

Device Family	Correction Mode	Errors in Frame (Correctability)	Classification Mode	Typical Error Classification State at ICAP_F <sub>MAX</sub>
Spartan-6 FPGA LX4 through LX75(T)	Repair	2-bit (Uncorrectable)	Disabled	TBD
Spartan-6 FPGA LX4 through LX75(T)	Replace	1-bit (Correctable)	Enabled	TBD
Spartan-6 FPGA LX4 through LX75(T)	Replace	1-bit (Correctable)	Disabled	TBD
Spartan-6 FPGA LX4 through LX75(T)	Replace	2-bit (Correctable)	Enabled	TBD
Spartan-6 FPGA LX4 through LX75(T)	Replace	2-bit (Correctable)	Disabled	TBD
Spartan-6 FPGA LX4 through LX75(T)	Any	CRC-only (Uncorrectable)	Any	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Repair	1-bit (Correctable)	Enabled	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Repair	1-bit (Correctable)	Disabled	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Repair	2-bit (Uncorrectable)	Enabled	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Repair	2-bit (Uncorrectable)	Disabled	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Replace	1-bit (Correctable)	Enabled	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Replace	1-bit (Correctable)	Disabled	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Replace	2-bit (Correctable)	Enabled	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Replace	2-bit (Correctable)	Disabled	TBD
Spartan-6 FPGA LX100(T) through LX150(T)	Any	CRC-only (Uncorrectable)	Any	TBD

The error classification latency at the actual frequency of operation may be estimated using data from Table 8-8 and Equation 8-5.

$$ClassificationLatency_{ACTUAL} = ClassificationLatency_{ICAP\_F_{MAX}} \cdot \left[ \frac{ICAP\_F_{MAX}}{Frequency_{ACTUAL}} \right] \quad Equation\ 8-5$$

## Sources of Additional Latency

It is highly desirable to avoid throttling on the Monitor Interface, as it will increase the total error mitigation latency:

- After an attempted error correction, but before exiting the error correction state (at which time the correctable status flag is updated), the controller issues a detection and correction report through the Monitor Interface. If the MON Shim transmit FIFO becomes full during this report generation, the controller dwells in this state until it has written the entire report into the MON Shim transmit FIFO. When this happens, the error correction latency increases.
- After classifying an error, but before exiting the error classification state (at which time the essential status flag is updated), the controller issues a classification report through the Monitor Interface. If the MON Shim transmit FIFO becomes full during this report generation, the controller dwells in this state until it has written the entire report into the MON Shim transmit FIFO. When this happens, the error classification latency increases.

The approaches to completely eliminate the potential bottleneck are to remove the MON Shim and leave the Monitor Interface unused, or use the Monitor Interface with a peripheral that never signals a buffer full condition. In the event the Monitor Interface is unused, the Status Interface remains available for monitoring activity.

For peripherals where the potential bottleneck is a concern, it can be mitigated. This is accomplished by adjusting the transmit FIFO size to accommodate the longest burst of status messages that are anticipated so that the transmit FIFO never goes full during error mitigation.

In the event that a transmit FIFO full condition does occur, the increase in the total error mitigation latency is roughly estimated as shown in [Equation 8-6](#).

$$\text{AdditionalLatency} = \frac{\text{MessageLength} - \text{BufferDepth}}{\text{TransmissionRate}} \quad \text{Equation 8-6}$$

In [Equation 8-6](#), MessageLength-BufferDepth is in message bytes, and the Transmission Rate is in bytes per unit of time.

## Sample Latency Estimation

The first sample estimation illustrates the calculation of typical error mitigation latency for a single-bit error by the solution implemented in an XC6VLX240T device with a 66 MHz clock. The solution is configured for error correction by repair, with error classification disabled. The initial assumption is that no throttling occurs on the Monitor Interface.

$$\text{DetectionLatency} = 0.5 \cdot \text{ScanTime}_{\text{ACTUAL}} = 0.5 \cdot 18.0\text{ms} \cdot \left[ \frac{100\text{MHz}}{66\text{MHz}} \right] = 13.636\text{ms} \quad \text{Equation 8-7}$$

$$\text{CorrectionLatency} = 490\mu\text{s} \cdot \left[ \frac{100\text{MHz}}{66\text{MHz}} \right] = 0.742\text{ms} \quad \text{Equation 8-8}$$

$$\text{ClassificationLatency} = 10\mu\text{s} \cdot \left[ \frac{100\text{MHz}}{66\text{MHz}} \right] = 0.015\text{ms} \quad \text{Equation 8-9}$$

$$\text{MitigationLatency} = 13.636\text{ms} + 0.742\text{ms} + 0.015\text{ms} = 14.393\text{ms} \quad \text{Equation 8-10}$$



The second sample estimation illustrates the calculation of typical error mitigation latency for a two-bit error by the solution implemented in an XC6VLX240T device with a 66 MHz clock. The solution is configured for error correction by replace, with error classification enabled. Again, it is assumed that no throttling occurs on the Monitor Interface.

$$DetectionLatency = 0.5 \cdot ScanTime_{ACTUAL} = 0.5 \cdot 18.0ms \cdot \left[ \frac{100MHz}{66MHz} \right] = 13.636ms \quad \text{Equation 8-11}$$

$$CorrectionLatency = 660\mu s \cdot \left[ \frac{100MHz}{66MHz} \right] = 1.000ms \quad \text{Equation 8-12}$$

$$ClassificationLatency = 610\mu s \cdot \left[ \frac{100MHz}{66MHz} \right] = 0.924ms \quad \text{Equation 8-13}$$

$$MitigationLatency = 13.636ms + 1.000ms + 0.924ms = 15.560ms \quad \text{Equation 8-14}$$

The final sample estimation illustrates an assessment of the additional latency that would result from throttling on the Monitor Interface. Assume the message length in both the first and second samples is approximately 80 bytes, but the buffer depth of the MON Shim is 32 bytes. Further, the MON Shim has been modified to raise the bit rate from 9600 baud to 460800 baud. Note that the standard 8-N-1 protocol used requires 10 bit times on the serial link to transmit a one byte payload:

$$AdditionalLatency = \frac{80bytes - 32bytes}{\left[ \frac{460800bittimes}{s} \cdot \frac{byte}{10bittimes} \cdot \frac{s}{1000ms} \right]} = 1.042ms \quad \text{Equation 8-15}$$

This result illustrates that the additional latency resulting from throttling on the Monitor Interface can become significant, especially when the data transmission is serialized and the data rate is low.

## Supervisory Considerations

Although the soft error mitigation solution can operate autonomously, most applications will use the solution in conjunction with an application-level supervisory function. This supervisory function monitors the event reporting from the controller and determines if additional actions are necessary (for example, reconfigure the device or reboot the application). The nature of application-level supervisory functions varies from design to design.

As noted previously, there is a small, yet finite possibility that the soft error mitigation solution is disrupted by a soft error. The solution has indicators of general health that the application-level supervisory function may elect to monitor:

- The controller heartbeat, `status_heartbeat`: This signal is a direct output from the soft error mitigation solution. This signal exhibits pulses which indicate the FPGA configuration system readback process is active. If, during the observation state, these pulses cease for no apparent reason, the application-level supervisory function should conclude that the FPGA configuration system readback process has experienced a fault. This is an uncorrectable, essential error.
- The hardware CRC failure indicator, `INIT_B` (Virtex-6 devices only): This signal is a direct output from the hardware readback process. If the readback process detects a hardware CRC failure, it will assert `INIT_B`. A transient assertion of `INIT_B` is expected during FPGA configuration and the controller initialization process, after

error injections, and in some cases when soft error events occur. If, during observation state, `INIT_B` indicates an error and the controller does not transition into correction state after the expected duration of a complete readback cycle, the application-level supervisory function should conclude the controller has experienced a fault. This is an uncorrectable, essential error.

The recommended interface between the soft error mitigation solution and the application-level supervisory function for normal communication is the serial interface supported by the MON shim. Using the MON shim introduces a small amount of logic, but drastically reduces the number of I/O required. As a result, the MON shim offers higher reliability than using the direct logic signal based interfaces.

# Customizing the Solution

---

The system-level design example encapsulates the controller and various shims that serve to interface the controller to other devices. These shims may include I/O Pins, ChipScope, I/O Interfaces, Memory Controllers, or application-specific system management interfaces.

As delivered, the system-level design example is not a reference design, but an integral part of the total solution and fully verified by Xilinx. While designers do have the flexibility to modify the system-level design example, the recommended approach is to use it as delivered. However, if modifications are desired, this chapter provides additional detail required for success.

This chapter does not describe customization of the user application that exists in the system-level design example. This portion of the system-level design example is for demonstration purposes only and not functionally involved in soft error mitigation. The only anticipated customization of the user application is to simply remove it.

## HID Shim Customizations

The HID shim is a bridge between the controller and an interface device. The resulting interface may be used to exchange commands and status with the controller. The HID shim is only present in certain controller configurations. When present, it exports access to the Status Interface and Error Injection Interface through the use of ChipScope. When absent, the Status Interface and Error Injection Interface are only accessible through I/O pins.

If desired, the Status Interface and Error Injection Interface may be connected in other ways. These interfaces are easy to disconnect from the HID shim or I/O Pins and reconnect to other logic, such as register files or finite state machines. See the [Status Interface in Chapter 8](#) and [Error Injection Interface in Chapter 8](#).

## MON Shim Customizations

The MON shim is a bridge between the controller and a standard RS-232 port. The resulting interface can be used to exchange commands and status with the controller. This interface is designed for connection to processors.

### Increase Bit Rate

If the RS-232 interface is needed, changing to the highest feasible bit rate is strongly encouraged. This reduces the potential for throttling of the controller due to status report transmission. See [Monitor Interface in Chapter 8](#) for more information.

## Increase Buffer Depth

Increasing the MON shim bit rate is the easiest method to reduce the potential for throttling of the controller due to status report transmission. Another method is to increase the buffer depth. The MON shim contains two FIFOs, a transmit buffer and a receive buffer.

There is no need for the buffer depths to be symmetric and little advantage is gained from increasing the depth of the receive buffer. However, increasing the depth of the transmit buffer reduces the potential for throttling of the controller due to status report transmission.

The Xilinx LogiCORE IP FIFO Generator may be used to create replacements for the MON shim FIFOs. See the [product page for the FIFO Generator](#) for more details. The FIFO configuration must be for a common clock (that is, fully synchronous to a single clock) with first word fall through enabled. The data width must be eight, with the depth as great as desired. When making a FIFO replacement, note that an “empty” flag is the logical inverse of a “data present” flag.

## Replace with Alternate Function

If an interface other than RS-232 is desired, the MON shim may be replaced with an alternate function. For example, the MON shim could be replaced with a custom processor interface or other scheme for inter-process communication. When replacing the MON shim with an alternate function, it becomes critical to understand the behavior of the controller monitor interface.

For an overview of the signals, see [Monitor Interface in Chapter 8](#). The data exchanged over this interface is ASCII. For a summary of the status and command formats, see [Monitor Interface Commands in Chapter 8](#) and [Monitor Interface Messages in Chapter 8](#).

[Figure 9-1](#) illustrates the protocol used on the transmit portion of the Monitor Interface. When the controller wants to transmit a byte of data, it first samples the `monitor_txfull` signal to determine if the transmit buffer is capable of accepting a byte of data. Provided that `monitor_txfull` is low, the controller transmits the byte of data by applying the data to `monitor_txdata[7:0]` and asserting `monitor_txwrite` for a single clock cycle.




Figure 9-1: Monitor Interface Transmit Protocol

The controller may perform burst writes by applying a data sequence to `monitor_txdata[7:0]` and asserting `monitor_txwrite` for multiple cycles. However, the controller will observe `monitor_txfull` so that it never over-runs the transmit buffer.

It is the responsibility of the peripheral receiving the data to correctly track its buffer availability and report it via `monitor_txfull`. In the cycle after the peripheral samples

monitor\_txwrite high, it must assert monitor\_txfull if the data written completely fills the buffer.

Further, the peripheral must only assert monitor\_txfull in response to monitor\_txwrite from the controller. Under no circumstances may the peripheral assert monitor\_txfull based on events internal to the peripheral. This requirement exists because the controller may sample monitor\_txfull several cycles in advance of performing a write.

While monitor\_txfull is asserted by the peripheral, the controller will stall if it is waiting to transmit additional data. This can have negative side effects on the error mitigation performance of the controller. For example, if a correction takes place, the controller will successfully correct (or handle) the error and then send a status report. If the entire message can not be accepted by the peripheral, the controller will stall, preventing it from returning to the observation state. Therefore, a custom peripheral must have an adequate balance of buffer depth and data consumption rate.

Figure 9-2 illustrates the protocol used on the receive portion of the monitor interface. When the controller wants to receive a byte of data, it first samples the monitor\_rxempty signal to determine if the receive buffer is providing a byte of data. Provided that monitor\_rxempty is low, the controller receives the byte of data from monitor\_rxddata[7:0] and acknowledges reception by asserting monitor\_rxread for a single clock cycle.




Figure 9-2: Monitor Interface Receive Protocol

The controller may perform burst reads by obtaining a data sequence from monitor\_rxddata[7:0] and asserting monitor\_rxread for multiple cycles. However, the controller will observe monitor\_rxempty so that it never under-runs the receive buffer.

It is the responsibility of the peripheral providing the data to correctly track its buffer status and report it via monitor\_rxempty. In the cycle after the peripheral samples monitor\_rxread high, it must assert monitor\_rxempty if the data written completely fills the buffer.

Further, the peripheral must only assert monitor\_rxempty in response to monitor\_rxread from the controller. Under no circumstances may the peripheral assert monitor\_rxempty based on events internal to the peripheral. This requirement exists because the controller may sample monitor\_rxempty several cycles in advance of performing a read.

During the initialization state, the controller purges the receive buffer by reading and discarding data until it is empty. The controller assumes the transmit buffer is ready immediately and does not wait for the transmit buffer to empty, as it has no way to observe this condition.

## Removal

One possible customization of the MON shim is to entirely eliminate it. If removing the MON shim, Xilinx strongly recommends preserving the two I/O pins used by the MON shim and making those accessible for probing at test points. Even though the MON shim may not be necessary in certain applications, it offers a critical debugging capability that is required when obtaining assistance from Xilinx technical support teams.

To eliminate the MON shim, disconnect and remove it, including any related signals and ports used to bring the RS-232 signals to I/O pins at the design top level. Then, address the exposed monitor interface on the controller:

- Leave all controller monitor interface outputs “open” or “unconnected.”
- Connect the controller’s `monitor_txfull` input to logic zero.
- Connect the controller’s `monitor_rxempty` input to logic one.
- Connect the controller’s `monitor_rxdata[7:0]` input to logic zero.

Elimination of the MON shim reduces the size of the solution and also prevents throttling of the controller due to status report transmission.

## EXT Shim Customizations

The EXT shim is a bridge between the controller and a standard SPI bus. The resulting interface may be used to fetch data by the controller. This shim is only present in certain controller configurations and is designed for connection to standard SPI flash.

### Replace with Alternate Function

If an interface other than SPI bus is needed, the EXT shim may be replaced with an alternate function. For example, the EXT shim could be replaced with a parallel flash memory controller or other scheme for inter-process communication. When replacing the EXT shim with an alternate function, it becomes critical to understand the behavior of the Controller Fetch Interface.

For an overview of the signals, [Fetch Interface in Chapter 3](#). The byte transfer protocols for the Fetch Interface are identical to those of the Monitor Interface.

[Figure 9-3](#) illustrates the protocol used on the transmit portion of the Fetch Interface. When the controller wants to transmit a byte of data, it first samples the `fetch_txfull` signal to determine if the transmit buffer is capable of accepting a byte of data. Provided that `fetch_txfull` is low, the controller transmits the byte of data by applying the data to `fetch_txdata[7:0]` and asserting `fetch_txwrite` for a single clock cycle.




Figure 9-3: Fetch Interface Transmit Protocol

The controller may perform burst writes by applying a data sequence to `fetch_txdata[7:0]` and asserting `fetch_txwrite` for multiple cycles. However, the controller will observe `fetch_txfull` so that it never over-runs the transmit buffer.

It is the responsibility of the peripheral receiving the data to correctly track its buffer availability and report it via `fetch_txfull`. In the cycle after the peripheral samples `fetch_txwrite` high, it must assert `fetch_txfull` if the data written completely fills the buffer.

Further, the peripheral must only assert `fetch_txfull` in response to `fetch_txwrite` from the controller. Under no circumstances may the peripheral assert `fetch_txfull` based on events internal to the peripheral. This requirement exists because the controller may sample `fetch_txfull` several cycles in advance of performing a write.

While `fetch_txfull` is asserted by the peripheral, the controller will stall if it is waiting to transmit additional data. This can have negative side effects on the error mitigation performance of the controller.

Figure 9-4 illustrates the protocol used on the receive portion of the fetch interface. When the controller wants to receive a byte of data, it first samples the `fetch_rxempty` signal to determine if the receive buffer is providing a byte of data. Provided that `fetch_rxempty` is low, the controller receives the byte of data from `fetch_rxdata[7:0]` and acknowledges reception by asserting `fetch_rxread` for a single clock cycle.




Figure 9-4: Fetch Interface Receive Protocol

The controller may perform burst reads by obtaining a data sequence from `fetch_rxdata[7:0]` and asserting `fetch_rxread` for multiple cycles. However, the controller will observe `fetch_rxempty` so that it never under-runs the receive buffer.

It is the responsibility of the peripheral providing the data to correctly track its buffer status and report it via `fetch_rxempty`. In the cycle after the peripheral samples `fetch_rxread` high, it must assert `fetch_rxempty` if the data written completely fills the buffer.

Further, the peripheral must only assert `fetch_rxempty` in response to `fetch_rxread` from the controller. Under no circumstances may the peripheral assert `fetch_rxempty` based on events internal to the peripheral. This requirement exists because the controller may sample `fetch_rxempty` several cycles in advance of performing a read.

During the initialization state, the controller purges the receive buffer by reading and discarding data until it is empty. It then performs two more reads. Reads with an empty buffer condition are decoded as a reset signal. The controller assumes the reset signal initializes the transmit buffer and therefore does not wait for the transmit buffer to empty, as it has no way to observe this condition.

The data exchanged is binary and represents a command-response pair. The controller transmits a 6-byte command sequence to initiate a data fetch. The command sequence is:

- Byte 1: ADD[31:24]

- Byte 2: ADD[23:16]
- Byte 3: ADD[15:8]
- Byte 4: ADD[7:0]
- Byte 5: LEN[15:8]
- Byte 6: LEN[7:0]

In response, the peripheral must fetch LEN[15:0] bytes of data starting from address ADD[31:0], and return this data to the controller. Once the controller has issued a command, the peripheral must fulfill the command with the exact number of requested bytes. For additional information about the organization of the data in the address space, see [Creating the External Memory Programming File in Chapter 6](#).

During the initialization state, the controller purges the receive buffer by reading and discarding data until it is empty. The controller then performs two more reads “beyond empty.” The condition of a receive buffer read while the receive buffer is empty is a signal for the peripheral to reset itself. This provides a mechanism to synchronize the command-response protocol. The controller assumes the transmit buffer is ready immediately and does not wait for the transmit buffer to empty, as it has no way to observe this condition.



## Additional Considerations

---

This chapter provides detailed information on additional considerations. The information here is critical to successful application of the SEM Controller in a complete design.

### Unsupported Features and Limitations

Unsupported features and limitations include functional, implementation, and use considerations.

- EasyPath devices are not compatible with the error correction by replace method.
- The SEM Controller initializes and manages the FPGA integrated silicon features for soft error mitigation. When the controller is included in a design, do not include any design constraints related to these features. Similarly, do not use any related bitgen options other than those for generating essential bit data files.
- Software computed ECC and CRC values are not supported.
- Simulation of designs that instantiate the controller is supported. However, it is not possible to observe the controller behaviors in simulation. Simulation of a design including the controller will compile, but the controller will not exit the initialization state. Hardware-based evaluation of the controller behaviors is required. Alternatively, customers can use ISim Hardware Co-simulation to simulate their design. Contact Xilinx for more information.
- Use of bitstream security (encryption and authentication) is not supported by the controller.
- Use of SelectMAP persistence is not supported by the controller.
- When the controller requires storage of configuration data for correction by replace, this data must be available to the controller through the Fetch Interface, typically through the EXT shim. This decouples the controller from the FPGA configuration method and allows customers flexibility in selection of configuration method, configuration data storage, and soft error mitigation solution data storage.
- The EXT shim implementation supports only one SPI flash read command (fast read) in SPI Mode 0 (CPOL = 0, CPHA = 0) to a single SPI flash device.
- Due to potential I/O voltage incompatibility between the FPGA device and standard SPI flash devices, level translation may be required in the design of the SPI memory system.
- ICAP Arbitration, ICAP Switchover, and Partial Reconfiguration are not supported. Only a single ICAP instance is supported, and it must reside at the primary/top physical location.
- Implementation of ICAP Sharing or MultiBoot may be possible in certain circumstances. Contact Xilinx Support for more details.

- Use of design capture, including the use of the capture primitive and related functionality, is not supported by the controller.
- In implementations for Spartan-6 FPGAs, the use of PLL DRP is prohibited.
- Controller implementations for Spartan-6 FPGAs operate only on soft errors in Type 0 configuration frames. See UG380, *Xilinx Spartan-6 FPGA Configuration User Guide* for information on Spartan-6 configuration frame types.
- Controller implementations for Virtex-6 FPGAs operate on soft errors in Type 0, Type 2, and Type 3 configuration frames. See UG360, *Xilinx Virtex-6 FPGA Configuration User Guide* for information on Virtex-6 configuration frame types.

## No Controller Reset

There is deliberately no reset for the controller because the entire configuration of the device cannot be reset. The controller is a monitor of the device configuration from the point when the device is configured until the power is removed (or it is reconfigured). The task of the SEM Controller is to monitor and maintain the original configuration state and not restart from some interim (potentially erroneous) state.

## Master Clock Source

The master clock is absolutely critical to the controller and therefore needs to be provided from the most reliable source possible. To achieve the very highest reliability, the clock must be connected as directly as possible to the controller. This means the use of an external oscillator of the desired frequency, connected directly to a pin associated directly with a clock buffer.

The inclusion of any additional logic (for example, clock management blocks) and interconnect into the clock path will result in additional configuration memory being used to control the connection of the clock to the controller. This additional memory has a negative effect on the estimated controller FIT. Although the impact is small, it is best to strive for high reliability unless it poses a significant burden.

The system-level design example, the controller, and the configuration system are all static. This means, any clock frequency can be used up to the specified maximum allowed by the FPGA configuration system or the maximum clock frequency of the system-level design example and controller (whichever is lower). However, higher clock rates result in faster mitigation of errors, which is desirable.

## Data Consistency

When using optional features such as error correction by replacement and error classification, the controller requires access to externally stored data. This data is created by bitgen at the same time the programming file for the FPGA is created. The files are related.

Any time the FPGA design is changed and a new programming file is created, the additional data files used by the controller must also be updated. When the hardware design is updated with the new programming file, the externally stored data must also be updated.

Failure to maintain data consistency may result in unpredictable controller behavior. Xilinx recommends use of an update methodology which ensures that the programming file and the additional data files are always synchronized.

## Configuration Memory Masking

By design, certain configuration memory bits can change value during design operation. This is frequently the case where logic slice resources are configured to implement LUTRAM functions such as Distributed RAM or Shift Registers. It also occurs when other resource types with Dynamic Reconfiguration Ports are updated during design operation.

The memory bits associated with these resources must be masked so that they are excluded from CRC and ECC calculations to prevent false error detections. Xilinx FPGA devices implement configuration memory masking to prevent these false error detections. A global control signal, GLUTMASK, selects if masking is enabled or disabled. The controller always enables masking.

When masking is enabled, configuration memory reads of bits associated with masked resources return constant values (either logic one or logic zero). This prevents false error detections. Further, configuration memory writes to bits associated with masked resources are discarded. This prevents over-writing the contents of dynamic state elements with stale data ("clobbering" their contents). A side effect is that error injections into masked resources do not result in error detections.

### Virtex-6 FPGAs

Virtex-6 FPGAs implement fine grain masking at a resource level. This means individual resources, when configured for dynamic operation, have their configuration memory bits masked. Only the required memory bits are masked, without impacting unrelated memory bits. The masked bits are no longer monitored by the controller.

In many cases (for example, LUTRAM functions) it is possible for the user design to implement data protection on these bits for purposes of soft error mitigation. Another approach is to modify the user design to eliminate the use of features that introduce configuration memory masking.

### Spartan-6 FPGAs

Spartan-6 FPGAs implement coarse grain masking at a frame level. This means individual resources, when configured for dynamic operation, result in one or more frames of configuration memory being masked. The masked bits are no longer monitored by the controller.

This over-masking can compromise error detection and error injection capability of the controller. The easiest way to avoid over-masking is to eliminate the use of functions that involve dynamic memory bits. However, this is undesirable because prohibits use of powerful Spartan-6 FPGA features. Generally, a better approach is to understand the masking rules and then apply placement constraints to cluster resources that involve dynamic memory bits into the same configuration memory frames. Consult UG380, *Xilinx Spartan-6 FPGA Configuration User Guide* for additional information.

In many cases (for example, LUTRAM functions) it is possible for the user design to implement data protection on these bits for purposes of soft error mitigation. Another approach is to modify the user design to eliminate the use of features that introduce configuration memory masking.

