

DisplayPort 1.4 TX Subsystem v2.0

Product Guide

Vivado Design Suite

PG299 (v2.0) December 5, 2018



Table of Contents

Chapter 1: Introduction.....	4
Features.....	4
IP Facts.....	5
Chapter 2: Overview.....	6
Unsupported Features.....	6
Licensing and Ordering.....	7
Chapter 3: Product Specification.....	8
AXI4-Stream Video Interface.....	8
Native Video Interface.....	10
Subsystem Sub-core Descriptions.....	11
Standards.....	13
Resource Use.....	14
Port Descriptions.....	14
Register Space.....	19
Chapter 4: Designing with the Subsystem.....	36
DisplayPort Overview.....	36
Reduced Blanking.....	54
Pixel Mapping.....	54
AXI4-Stream Interface Color Mapping	63
Clocking.....	64
Resets.....	65
Address Map Example.....	65
Chapter 5: Design Flow Steps.....	66
Customizing and Generating the Subsystem.....	66
Constraining the Subsystem.....	69
Simulation.....	70
Synthesis and Implementation.....	71

Chapter 6: Example Design	72
Available Example Designs	72
Building the Example Design	73
Hardware Setup and Run	84
Display User Console	90
Setting the FMC Voltage to 1.8V	91
Tested Equipment	92
Appendix A: Upgrading	93
Appendix B: Frequently Asked Questions	94
Appendix C: Driver Documentation	95
Appendix D: Debugging	96
Finding Help on Xilinx.com	96
Debug Tools	97
Hardware Debug	98
Appendix E: Additional Resources and Legal Notices	101
Xilinx Resources	101
Documentation Navigator and Design Hubs	101
References	102
Revision History	102
Please Read: Important Legal Notices	103

Introduction

The Xilinx[®] DisplayPort 1.4 TX Subsystem implements the functionality of a video source as defined by the Video Electronics Standards Association (VESA) DisplayPort standard v1.4 and supports driving resolutions of up to Full Ultra HD (FUHD) at 30 fps. The Xilinx DisplayPort subsystem provides highly integrated IP blocks requiring very little customization.

Features

- Support for DisplayPort Source (TX) transmissions
- Supports multi-stream transport (MST) and single stream transport (SST) at FUHD at 30 fps
- Dynamic lane support (1, 2, or 4 lanes)
- Dynamic link rate support (1.62/2.7/5.4/8.1 Gb/s)
- Dynamic support for 6, 8, 10, 12, or 16 bits per component (BPC)
- Dynamic support for RGB/YCbCr444/YCbCr422 color formats
- Supports 16-bit Video PHY (GT) interface
- Supports 2 to 8 channel audio with 44/48 KHz sample rates
- Supports HDCP 1.3 encryption in SST
- Supports native or AXI4-Stream video input interface
- Pixel mode support in native video interface mode
- Supports Linear PCM 2-channel audio format
- Supports single audio stream in MST mode
- Supports SDP packet for static HDR mode

IP Facts

LogiCORE™ IP Facts Table	
Subsystem Specifics	
Supported Device Family ⁽¹⁾	UltraScale+™ Families (GTHE4, GTYE4) UltraScale™ Families (GTHE3) Zynq® UltraScale+™ RFSoc
Supported User Interfaces	AXI4-Stream, AXI4-Lite, Native video
Resources	Performance and Resource Use web page
Provided with Subsystem	
Design Files	Hierarchical subsystem packaged with DisplayPort TX core and other IP cores
Example Design	Vivado® IP integrator
Test Bench	Not Provided
Constraints File	IP cores delivered with XDC files
Simulation Model	Not Provided
Supported S/W Driver	Standalone
Tested Design Flows ⁽²⁾	
Design Entry	Vivado Design Suite
Simulation	For supported simulators, see the Xilinx Design Tools: Release Notes Guide .
Synthesis	Vivado Synthesis
Support	
Provided by Xilinx® at the Xilinx Support web page	

Notes:

- For a complete list of supported devices, see the Vivado IP catalog.
- For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide](#).

Overview

The DisplayPort 1.4 TX Subsystem is a feature-rich, hierarchically packaged subsystem with a DisplayPort (TX) core ready to use in applications in large video systems.

The DisplayPort 1.4 TX Subsystem, in both AXI4-Stream and native interfaces, operates in the following video modes:

- Single stream transport (SST)
- Multi-stream transport (MST) up to 4 streams



RECOMMENDED: Xilinx recommends a redriver for the TX subsystem solution.

The following table shows the UltraScale™ and UltraScale+™ families core support.

Table 1: Core Support

Features	UltraScale (GTHE3)	UltraScale+ (GTHE4, GTYE4)
DisplayPort 1.4 – 8.1 Gb/s (without HDCP)	Yes ⁽¹⁾	Yes
DisplayPort 1.4 – 8.1 Gb/s (with HDCP)	Roadmap ⁽²⁾	Yes

Notes:

1. The use of different implementation strategies/pblocks is required to meet timing at 8.1 Gb/s. To learn more about timing closure techniques, see the *UltraFast Design Methodology Guide for the Vivado Design Suite* ([UG949](#)).
2. This feature is limited to High Bit Rate 2 (HBR2).

Unsupported Features

The following features of the standard are not supported in the subsystem:

- In-band stereo
- Video AXI4-Stream interface is not scalable with dynamic pixel mode selection
- Dual-pixel splitter is not supported in native video mode
- HDCP is not supported in MST mode
- HDCP 2.x
- eDP and iDP

- GTC
- Non-LPCM audio
- DSC and/or FEC
- 16/32 channel audio

Licensing and Ordering

This Xilinx® LogiCORE™ IP module is provided under the terms of the [Xilinx Core License Agreement](#). The module is shipped as part of the Vivado® Design Suite. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. To generate a full license, visit the [product licensing web page](#). Evaluation licenses and hardware timeout licenses might be available for this subsystem. Contact your [local Xilinx sales representative](#) for information about pricing and availability.

Note: To verify that you need a license, check the License column of the IP Catalog. Included means that a license is included with the Vivado® Design Suite; Purchase means that you have to purchase a license to use the subsystem.

For more information about this subsystem, visit the DisplayPort [product web page](#).

Information about other Xilinx® LogiCORE™ IP modules is available at the [Xilinx Intellectual Property](#) page. For information about pricing and availability of other Xilinx® LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).

License Checkers

If the IP requires a license key, the key must be verified. The Vivado® design tools have several license checkpoints for gating licensed IP through the flow. If the license check succeeds, the IP can continue generation. Otherwise, generation halts with error. License checkpoints are enforced by the following tools:

- Vivado Synthesis
- Vivado Implementation
- `write_bitstream` (Tcl command)

Note: IP license level is ignored at checkpoints. The test confirms a valid license exists. It does not check IP license level.

Product Specification

The subsystem can operate with an AXI4-Stream video interface or a native interface using a variety of sub-cores which are described in the following sections.

AXI4-Stream Video Interface


When configured with the AXI4-Stream interface, the subsystem is packaged with the following subcores:

- DisplayPort Transmitter core
- Video Timing Controller (VTC)
- DisplayPort AXI4-Stream to Video Bridge
- HDCP core with AXI Timer when HDCP feature is enabled

In MST mode, the subsystem has four subcores: Dual Splitter, DisplayPort AXI4-Stream to Video Bridge, Video Timing Controller, and DisplayPort Transmitter core.

Because the DisplayPort 1.4 TX Subsystem is hierarchically packaged, you select the parameters and the subsystem creates the required hardware. The subsystem includes a multi-pixel AXI4-Stream video protocol interface and outputs the video using the DisplayPort v1.4 protocol. The subsystem works with the Video PHY Controller (*Video PHY Controller LogiCORE IP Product Guide (PG230)*) configured for the DisplayPort protocol. The following figure shows the subsystem architecture.

Figure 1: DisplayPort 1.4 TX Subsystem AXI4-Stream Video Interface Block Diagram




Related Information

[Pixel Mapping Examples on AXI4-Stream Interface](#)

Native Video Interface

When the native video interface is enabled, the subsystem is packaged with only one subcore, the DisplayPort TX core. The following figure shows the architecture of the subsystem assuming MST with four native video streams. The subsystem includes a multi-pixel native video protocol interface. The DisplayPort 1.4 TX Subsystem outputs the video using the DisplayPort v1.4 protocol and works in conjunction with Video PHY Controller configured for the DisplayPort protocol.

Figure 2: DisplayPort 1.4 TX Subsystem Native Video Block Diagram



X16177-110518

Related Information

[Pixel Mapping on Native Video Interface](#)

Subsystem Sub-core Descriptions

The subsystem is comprised of multiple sub-cores. The following sections provide a brief overview of these sub-cores.

DisplayPort AXI4-Stream to Video Bridge IP Core

The DisplayPort AXI4-Stream to video bridge maps the video over the AXI4-Stream interface to the native video format required by the DisplayPort TX IP core. The bridge uses the Xilinx® AXI4-Stream to Video Out IP core to convert the format from AXI4-Stream to DisplayPort native video. See the *AXI4-Stream to Video Out LogiCORE IP Product Guide* ([PG044](#)) for information on this core.

For details about video over AXI4-Stream, see the *Vivado Design Suite: AXI Reference Guide* ([UG1037](#)).

Video Timing Controller IP Core

The Video Timing Controller IP core is used for generation of video timing. This core is required when the subsystem is configured in the AXI4-Stream interface mode. For details on this core, see the *Video Timing Controller LogiCORE IP Product Guide* ([PG016](#)).




IMPORTANT! You must program correct front porch and back porch blanking period generation.

DisplayPort Transmit IP Core

The DisplayPort TX block is delivered as part of the DisplayPort 1.4 TX Subsystem and contains the following components, also shown in the following figure:

- **Main Link:** Provides delivery of the primary video stream.
- **Secondary Channel:** Integrates the delivery of audio information into the Main Link blanking period.
- **AUX Channel:** Establishes the dedicated source to sink communication channel.


Figure 3: DisplayPort Transmit Core Block Diagram



AXI Interconnect IP Core

The subsystem uses the Xilinx® AXI Interconnect IP core, as a crossbar which contains an AXI4-Lite interface. For more details on the AXI crossbar functionality, see the *AXI Interconnect LogiCORE IP Product Guide* (PG059). The following figure shows the AXI slave structure within the DisplayPort 1.4 TX Subsystem.

Figure 4: AXI4-Lite Interconnect within DisplayPort 1.4 TX Subsystem



Note: The Video Timing Controller IP core and Dual splitter are present only when subsystem is generated in AXI4-Stream interface mode.

Note: For MST with N streams, there are N Video Timing Controller IP cores. See Address Map Example.


Related Information

[Address Map Example](#)

HDCP Controller IP Core

The HDCP v1.3 protocol specifies a secure method of transmitting audiovisual content. The audiovisual content can be transmitted over a DisplayPort interface. The HDCP Controller IP core is used for data encryption along with DisplayPort transmit IP core in the DisplayPort 1.4 TX Subsystem.

The following figure shows the DisplayPort 1.4 TX Subsystem with the HDCP controller. .



X15176-101918

For more details on the HDCP IP core, see the *HDCP 1.x Product Guide* ([PG224](#))

AXI Timer IP Core

A 32-bit AXI Timer IP core is used in the DisplayPort 1.4 TX Subsystem. When the HDCP controller is enabled for encryption the AXI Timer can be accessed through the AXI4 master interface for basic timer functionality in the system.

Standards

The DisplayPort 1.4 TX Subsystem is compatible with the DisplayPort v1.4 standard as well as the AXI4-Lite, and AXI4-Stream interfaces.



IMPORTANT! Xilinx® DisplayPort subsystems have passed compliance certification. If you are interested in accessing the compliance report or seeking guidance for the compliance certification of your products, contact your local Xilinx sales representative.

Resource Use

For full details about performance and resource use, visit the [Performance and Resource Use web page](#).

Port Descriptions

The DisplayPort 1.4 TX Subsystem ports are described here.

AXI4-Lite Interface

Table 2: AXI4-Lite Interface

Port Name	I/O	Description
s_axi_aclk	I	AXI Bus clock
s_axi_aresetn	I	AXI reset. Active-Low.
s_axi_awadd[18:0]	I	Write address
s_axi_awpro[2:0]	I	Protection Type
s_axi_awvalid	I	Write address Valid
s_axi_awready	O	Write address Ready
s_axi_wdata[31:0]	I	Write data
s_axi_wstrb[3:0]	I	Write Strobe
s_axi_wvalid	I	Write data valid
s_axi_wready	O	Write data ready
s_axi_bresp[1:0]	O	Write response
s_axi_bvalid	O	Write response valid
s_axi_bready	I	Write response ready
s_axi_araddrs_axi_araddr[18:0]	I	Read address
s_axi_arprot[2:0]	I	Read protection type
s_axi_arvalid	I	Read address valid
s_axi_arready	O	Read address ready
s_axi_rdata[31:0]	O	Read data
s_axi_rresp[1:0]	O	Read data response
s_axi_rvalid	O	Read data valid
s_axi_rready	I	Read data ready

AXI4-Stream Interface

This interface is enabled when the AXI4-Stream interface is selected.

Table 3: AXI4-Stream Interface

Port Name	I/O	Description
s_axis_aclk_stream1	I	AXI4-Stream clock
s_axis_aresetn_stream1	I	AXI4-Stream reset. Active-Low.
s_axis_video_stream1_tdata[191:0]	I	Video data input. Maximum width is 192.
s_axis_video_stream1_tlast	I	Video end of line
s_axis_video_stream1_tready	O	AXI4-Stream tready output
s_axis_video_stream1_tuser	I	Video start of frame
s_axis_video_stream1_tvalid	I	Video valid

Native Video Interface

This interface is enabled when native video is selected.

Table 4: Native Video Interface

Port Name	I/O	Description
tx_video_stream1_tx_vid_vsync	I	Vertical sync pulse. Active on the rising edge.
tx_video_stream1_tx_vid_hsync	I	Horizontal sync pulse. Active on the rising edge.
tx_video_stream1_tx_vid_enable	I	User data video enable
tx_video_stream1_tx_vid_pixel0[47:0]	I	Video data
tx_video_stream1_tx_vid_pixel1[47:0]	I	Video data
tx_video_stream1_tx_vid_pixel2[47:0]	I	Video data
tx_video_stream1_tx_vid_pixel3[47:0]	I	Video data
tx_video_stream1_tx_vid_oddeven	I	Odd/even field select. Indicates an odd (1) or even (0) field polarity. If not used, this pin should be connected to ground.

MST Interface

Table 5: MST Stream (<n> = stream number 2 to 4)

Port Name	I/O	Description
s_axis_aclk_stream<n>	I	MST stream clock.
s_axis_aresetn_stream<n>	I	MST stream reset. Active-Low.
s_axis_video_stream<n>_tdata[191:0]	I	MST stream video data input.
s_axis_video_stream<n>_tlast	I	MST stream video end of line.
s_axis_video_stream<n>_tready	O	MST stream input ready.

Table 5: MST Stream (<n> = stream number 2 to 4) (cont'd)

Port Name	I/O	Description
s_axis_video_stream<n>_tuser	I	MST stream video start of frame.
s_axis_video_stream<n>_tvalid	I	MST stream video valid.
m_aclk_stream1	I	Video pipe clock for stream1. Used in MST configuration.
m_aresetn_stream1	I	Active-Low video pipe reset for stream 1. Used in MST configuration.
m_aclk_stream2	I	Video pipe clock for stream 2. Used in MST configuration.
m_aresetn_stream2	I	Active-Low video pipe reset for stream 2. Used in MST configuration.
tx_vid_clk_stream<n>	I	User data clock for MST stream n.
tx_vid_rst_stream<n>	I	Active-High user video reset.
tx_video_stream<n>_tx_vid_vsync	I	Vertical sync pulse. Active on the rising edge.
tx_video_stream<n>_tx_vid_hsync	I	Horizontal sync pulse. Active on the rising edge
tx_video_stream<n>_tx_vid_enable	I	User data video enable.
tx_video_stream<n>_tx_vid_pixel0[47:0]	I	Video data
tx_video_stream<n>_tx_vid_pixel1[47:0]	I	Video data
tx_video_stream<n>_tx_vid_pixel2[47:0]	I	Video data
tx_video_stream<n>_tx_vid_pixel3[47:0]	I	Video data
tx_video_stream<n>_tx_vid_oddeven	I	Odd/even field select. Indicates an odd (1) or even (0) field polarity. If not used, this pin should be connected to ground.

User Ports

Table 6: User Ports

Port Name	I/O	Description
tx_vid_clk_stream1	I	User video clock
tx_vid_rst_stream1	I	User video reset. Active-High.
tx_hpd	I	Hot-plug detect signal to TX from RX

Audio AXI4-Stream Interface

Table 7: Audio AXI4-Stream Interface

Port Name	I/O	Description
s_axis_audio_ingress_aclk	I	AXI4-Stream clock.
s_axis_audio_ingress_aresetn	I	Active-Low reset.

Table 7: Audio AXI4-Stream Interface (cont'd)

Port Name	I/O	Description
s_axis_audio_ingress_tdata[31:0]	I	AXI4-Stream data input. [3:0] - Preamble Code <ul style="list-style-type: none"> 4'b0001: Subframe1/ Start of audio block 4'b0010: Subframe 1 4'b0011: Subframe 2 [27:4] - Audio Sample Word [28] - Validity Bit (V) [29] - User Bit (U) [30] - Channel Status (C) [31] - Parity (P)
s_axis_audio_ingress_tid[7:0]	I	[3:0] - Audio Channel ID [7:4] - Audio Packet Stream ID
s_axis_audio_ingress_tvalid	I	Valid indicator for audio data from master.
s_axis_audio_ingress_tready	O	Ready indicator from DisplayPort source.

External Video PHY Sideband Status Interface

Table 8: External Video PHY Sideband Status Interface

Port Name	I/O	Description
s_axis_phy_tx_sb_status_tdata[7:0]	O	Sideband status to Video PHY
s_axis_phy_tx_sb_status_tready	I	Sideband status ready input from Video PHY
s_axis_phy_tx_sb_status_tvalid	O	Sideband status data valid to Video PHY

External Video PHY Clock Interface

Table 9: External Video PHY Clock Interface

Port Name	I/O	Description
tx_lnk_clk	I	Link clock input from external Video PHY

External Video PHY Lane n Interface

Table 10: External Video PHY Lane n Interface

Port Name ¹	I/O	Description
m_axis_lnk_tx_lanen_tdata[31:0]	O	Lanen Data to External Video PHY
m_axis_lnk_tx_lanen_tvalid	O	Lanen Data Valid to External Video PHY
m_axis_lnk_tx_lanen_tready	I	Lanen Data Ready from External Video PHY

Table 10: External Video PHY Lane n Interface (cont'd)

Port Name ¹	I/O	Description
m_axis_lnk_tx_lanen_tuser[11:0]	O	Lanen User data out to External Video PHY

Notes:

1. n = 0 to Lane_Count -1.

HDCP Key Interface

Table 11: Interrupt Interface

Port Name	I/O	Description
hdcp_ext_clk	I	HDCP external clock
hdcp_key_aclck	I	HDCP key clock
hdcp_key_aresetn	I	Key Interface reset. Active-Low
hdcp_key_tdata[63:0]	I	AXI4-Stream Key Tdata
hdcp_key_last	I	AXI4-Stream Key Tlast
hdcp_key_tready	O	AXI4-Stream Key Tready
hdcp_key_tuser[7:0]	I	AXI4-Stream Key TUSER. KMB should send the Key number from 0 to 41. 0 corresponds to KSV and 1 to 40 are the HDCP Keys count.
hdcp_key_tvalid	I	AXI4-Stream Key TValid
reg_key_sel[2:0]	O	To select the one of the eight sets of 40 keys.
start_key_transmit	O	An Active-High pulse that is used to start key transmit.

AUX Signals

Table 12: AUX Signals

Port Name	I/O	Description
aux_tx_io_n	O	Negative polarity AUX Manchester-II data.
aux_tx_io_p	O	Positive polarity AUX Manchester-II data.
aux_tx_channel_in_p	I	Positive polarity AUX channel input. Valid when AUX IO Type is unidirectional
aux_tx_channel_in_n	I	Negative polarity AUX channel input. Valid when AUX IO Type is unidirectional
aux_tx_channel_out_p	O	Positive polarity AUX channel Output. Valid when AUX IO Type is unidirectional
aux_tx_channel_out_n	O	Negative Polarity AUX channel output. Valid when AUX IO Type is unidirectional
aux_tx_data_out	O	AUX data out. Valid when AUX IO buffer location is external
aux_tx_data_in	I	AUX data input. Valid when AUX IO buffer location is external
aux_tx_data_en_out_n	O	AUX data output enable. Active-Low. Valid only when AUX IO buffer location is external

Interrupt Interface

Table 13: Interrupt Interface

Port Name	I/O	Description
dptxss_dp_irq	O	DisplayPort 1.4 TX IP interrupt out
dptxss_hdcp_irq	O	HDCP IP interrupt out
dptxss_timer_irq	O	AXI Timer IP interrupt output valid only when HDCP is enabled

Register Space

This section details registers available in the DisplayPort 1.4 TX Subsystem. The address map is split into following regions:

- VTC 0 (Up to 3 for 4 streams in MST)
- DisplayPort TX IP
- HDCP Controller

Video Timing Controller Registers

For details about the Video Timing Controller (VTC) registers, see the *Video Timing Controller LogiCORE IP Product Guide* ([PG016](#)).

DisplayPort Registers

The DisplayPort Configuration Data is implemented as a set of distributed registers which can be read or written from the AXI4-Lite interface. These registers are considered to be synchronous to the AXI4-Lite domain and asynchronous to all others.

For parameters that might change while being read from the configuration space, two scenarios might exist. In the case of single bits, either the new value or the old value is read as valid data. In the case of multiple bit fields, a lock bit might be used to prevent the status values from being updated while the read is occurring. For multi-bit configuration data, a toggle bit is used indicating that the local values in the functional core should be updated.

Any bits not specified in the following tables are considered reserved and returns 0 upon read. The power on reset values of all the registers are 0 unless it is specified in the definition. Only address offsets are listed and the base addresses are configured by the AXI Interconnect.

Link Configuration Field

Table 14: Link Configuration Field

Offset	Access Type	Description
0x000	R/W	LINK_BW_SET. Main link bandwidth setting. The register uses the same values as those supported by the DPCD register of the same name in the sink device. [7:0] - LINK_BW_SET: Sets the value of the main link bandwidth for the sink device. <ul style="list-style-type: none"> 0x06 = 1.62 Gb/s 0x0A = 2.7 Gb/s 0x14 = 5.4 Gb/s 0x1E = 8.1 Gb/s
0x004	R/W	LANE_COUNT_SET. Sets the number of lanes used by the source in transmitting data. [4:0] - Set to 1, 2, or 4
0x008	R/W	ENHANCED_FRAME_EN [0] - Set to 1 by the source to enable the enhanced framing symbol sequence.
0x00C	R/W	TRAINING_PATTERN_SET. Sets the link training mode. [2:0] - Set the link training pattern according to the 2-bit code. <ul style="list-style-type: none"> 000 = Training off 001 = Training pattern 1, used for clock recovery 010 = Training pattern 2, used for channel equalization 011 = Training pattern 3, used for channel equalization 111 = Training pattern 4, used for channel equalization
0x010	R/W	LINK_QUAL_PATTERN_SET. Transmit the link quality pattern. [2:0] - Enable transmission of the link quality test patterns. <ul style="list-style-type: none"> 000 = Link quality test pattern not transmitted 001 = D10.2 test pattern (unscrambled) transmitted 010 = Symbol Error Rate measurement pattern 011 = PRBS7 transmitted 100 = Custom 80-bit pattern 101 = HBR2 compliance pattern
0x014	R/W	SCRAMBLING_DISABLE. Set to 1 when the transmitter has disabled the scrambler and transmits all symbols. [0] - Disable scrambling.
0x01C	WO	SOFTWARE_RESET. Reads return zeros. [0] - Soft Video Reset: When set, video logic is reset (stream 1). [7] - AUX Soft Reset. When set, AUX logic is reset.
0x020	R/W	Custom 80-bit quality pattern Bits[31:0]
0x024	R/W	Custom 80-bit quality pattern Bits[63:32]
0x028	R/W	[31:16] - Reserved [15:0] - Customer 80-bit quality pattern Bits[80:64]

Core Enables

Table 15: Core Enables

Offset	Access Type	Description
0x080	R/W	TRANSMITTER_ENABLE. Enable the basic operations of the transmitter. [0] - When set to 1, stream transmission is enabled. When set to 0, all lanes of the main link output stuffing symbols.
0x084	R/W	MAIN_STREAM_ENABLE. Enable the transmission of main link video information. [0] - When set to 0, the active lanes of the DisplayPort transmitter outputs only VB-ID information with the NoVideo flag set to 1. Note: Main stream enable/disable functionality is gated by the VSYNC input. The values written in the register are applied at the video frame boundary only.
0x0C0	WO	FORCE_SCRAMBLER_RESET. Reads from this register always return 0x0. [0] - 1 forces a scrambler reset.
0x0D0	R/W	TX_MST_CONFIG: MST Configuration. [0] - MST Enable: Set to 1 to enable MST functionality. [1] - VC Payload Updated in sink: This is an WO bit. Set to 1 after reading DPCD register 0x2C0 (bit 0) is set.
0x0F0	R/W	TX_LINE_RESET_DISABLE. TX line reset disable. This register bits have to be used to disable the end of line reset to the internal video pipe in case of reduced blanking video support. [0] - End of line reset disable to the SST video stream or for Stream 1 in MST [1] - End of line reset disable to the MST video stream 2 [2] - End of line reset disable to the MST video stream 3 [3] - End of line reset disable to the MST video stream 4

Core ID

Table 16: Core ID

Offset	Access Type	Description
0x0FC	RO	CORE_ID. Returns the unique identification code of the core and the current revision level. [31:24] - DisplayPort protocol major version [23:16] - DisplayPort protocol minor version [15:8] - DisplayPort protocol revision [7:0] <ul style="list-style-type: none"> 0x00: Transmit 0x01: Receive The CORE_ID value for the protocol and core is VESA DisplayPort Standard v1.4 protocol with a Transmit core: 32'h01_04_00_00.

AUX Channel Interface

Table 17: AUX Channel Interface

Offset	Access Type	Description
0x100	R/W	<p>AUX_COMMAND_REGISTER. Initiates AUX channel commands of the specified length.</p> <p>[12] - Address only transfer enable. When this bit is set to 1, the source initiates Address only transfers (STOP is sent after the command).</p> <p>[11:8] - AUX Channel Command.</p> <ul style="list-style-type: none"> 0x8 = AUX Write 0x9 = AUX Read 0x0 = IC Write 0x4 = IC Write MOT 0x1 = IC Read 0x5 = IC Read MOT 0x2 = IC Write Status <p>[3:0] - Specifies the number of bytes to transfer with the current command. The range of the register is 0 to 15 indicating between 1 and 16 bytes of data.</p>
0x104	WO	<p>AUX_WRITE_FIFO. FIFO containing up to 16 bytes of write data for the current AUX channel command.</p> <p>[7:0] - AUX Channel byte data.</p>
0x108	R/W	<p>AUX_ADDRESS. Specifies the address for the current AUX channel command.</p> <p>[19:0] - 20-bit address for the start of the AUX Channel burst.</p>
0x10C	R/W	<p>AUX_CLOCK_DIVIDER. Contains the clock divider value for generating the internal 1 MHz clock from the AXI4-Lite host interface clock. The clock divider register provides integer division only and does not support fractional AXI4-Lite clock rates (for example, set to 75 for a 75 MHz AXI4-Lite clock).</p> <p>[15:8] - The number of AXI4-Lite clocks (defined by the AXI4-Lite clock name: s_axi_aclk) equivalent to the recommended width of AUX pulse. Allowable values include: 8,16,24,32,40 and 48.</p> <p>[7:0] - Clock divider value.</p> <p>From DisplayPort Protocol spec, AUX Pulse Width range = 0.4 to 0.6 μs.</p> <p>For example, for AXI4-Lite clock of 50 MHz (= 20 ns), the filter width, when set to 24, falls in the allowable range as defined by the protocol spec.</p> <p>((20 \times 24 = 480))</p> <p>Program a value of 24 in this register.</p>
0x110	RC	<p>TX_USER_FIFO_OVERFLOW. Indicates an overflow in the user FIFO. The event can occur if the video rate does not match the TU size programming.</p> <p>[0] - FIFO_OVERFLOW_FLAG: 1 indicates that the internal FIFO has detected an overflow condition. This bit clears upon read.</p>
0x130	RO	<p>INTERRUPT_SIGNAL_STATE. Contains the raw signal values for those conditions which might cause an interrupt.</p> <p>[3] - REPLY_TIMEOUT: 1 indicates that a reply timeout has occurred.</p> <p>[2] - REPLY_STATE: 1 indicates that a reply is currently being received.</p> <p>[1] - REQUEST_STATE: 1 indicates that a request is currently being sent.</p> <p>[0] - HPD_STATE: Contains the raw state of the HPD pin on the DisplayPort connector.</p>
0x134	RO	<p>AUX_REPLY_DATA. Maps to the internal FIFO which contains up to 16 bytes of information received during the AUX channel reply. Reply data is read from the FIFO starting with byte 0. The number of bytes in the FIFO corresponds to the number of bytes requested.</p> <p>[7:0] - AUX reply data</p>

Table 17: AUX Channel Interface (cont'd)

Offset	Access Type	Description
0x138	RO	<p>AUX_REPLY_CODE. Reply code received from the most recent AUX Channel request. The AUX Reply Code corresponds to the code from the DisplayPort Standard.</p> <p>Note: The core does not retry any commands that were Deferred or Not Acknowledged.</p> <p>[3:2]</p> <ul style="list-style-type: none"> 00 = I2C ACK 01 = I2C NACK 10 = I2C DEFER <p>[1:0]</p> <ul style="list-style-type: none"> 00 = AUX ACK 01 = AUX NACK 10 = AUX DEFER
0x13C	R/W	<p>AUX_REPLY_COUNT. Provides an internal counter of the number of AUX reply transactions received on the AUX Channel. Writing to this register clears the count.</p> <p>[7:0] - Current reply count.</p>
0x140	RC	<p>INTERRUPT_STATUS. Source core interrupt status register. A read from this register clears all values. Write operation is illegal and clears the values.</p> <p>[9] - Audio packet ID mismatch interrupt, sets when incoming audio packet ID over AXI4-Stream interface does not match with the info frame packet stream ID.</p> <p>[5] - EXT_PKT_TXD: Extended packet is transmitted and controller is ready to accept new packet. Extended packet address space can also be used to send the audio copy management packet/ISRC packet/VSC packets.</p> <p>[4] - HPD_PULSE_DETECTED: A pulse on the HPD line was detected. The duration of the pulse can be determined by reading 0x150.</p> <p>[3] - REPLY_TIMEOUT: A reply timeout has occurred.</p> <p>[2] - REPLY_RECEIVED: An AUX reply transaction has been detected.</p> <p>[1] - HPD_EVENT: The core has detected the presence of the HPD signal. This interrupt asserts immediately after the detection of HPD and after the loss of HPD for 2 ms.</p> <p>[0] - HPD_IRQ: An IRQ framed with the proper timing on the HPD signal has been detected.</p>
0x144	R/W	<p>INTERRUPT_MASK. Masks the specified interrupt sources from asserting the axi_init signal. When set to a 1, the specified interrupt source is masked.</p> <p>This register resets to all 1s at power up. The respective MASK bit controls the assertion of axi_int only and does not affect events updated in the INTERRUPT_STATUS register.</p> <p>[9] - Mask Audio packet ID mismatch interrupt.</p> <p>[5] - EXT_PKT_TXD: Mask Extended Packet Transmitted interrupt.</p> <p>[4] - HPD_PULSE_DETECTED: Mask HPD Pulse interrupt.</p> <p>[3] - REPLY_TIMEOUT: Mask reply timeout interrupt.</p> <p>[2] - REPLY_RECEIVED: Mask reply received interrupt.</p> <p>[1] - HPD_EVENT: Mask HPD event interrupt.</p> <p>[0] - HPD_IRQ: Mask HPD IRQ interrupt.</p>
0x148	RO	<p>REPLY_DATA_COUNT. Returns the total number of data bytes actually received during a transaction. This register does not use the length byte of the transaction header.</p> <p>[4:0] - Total number of data bytes received during the reply phase of the AUX transaction.</p>

Table 17: AUX Channel Interface (cont'd)

Offset	Access Type	Description
0x14C	RO	REPLY_STATUS [15:12] - RESERVED [11:4] - REPLY_STATUS_STATE: Internal AUX reply state machine status bits. [3] - REPLY_ERROR: When set to a 1, the AUX reply logic has detected an error in the reply to the most recent AUX transaction. [2] - REQUEST_IN_PROGRESS: The AUX transaction request controller sets this bit to a 1 while actively transmitting a request on the AUX serial bus. The bit is set to 0 when the AUX transaction request controller is idle. [1] - REPLY_IN_PROGRESS: The AUX reply detection logic sets this bit to a 1 while receiving a reply on the AUX serial bus. The bit is 0 otherwise. [0] - REPLY_RECEIVED: This bit is set to 0 when the AUX request controller begins sending bits on the AUX serial bus. The AUX reply controller sets this bit to 1 when a complete and valid reply transaction has been received.
0x150	RO	HPD_DURATION [15:0] - Duration of the HPD pulse in μ s.
0x154	RO	Free running counter incrementing for every 1 MHz.

Main Stream Attributes

For more details on the DisplayPort Standard, see the *VESA DisplayPort Standard v1.4*.

Table 18: Main Stream Attributes

Offset	Access Type	Description
0x180	R/W	MAIN_STREAM_HTOTAL. Specifies the total number of clocks in the horizontal framing period for the main stream video signal. [15:0] - Horizontal line length total in clocks.
0x184	R/W	MAIN_STREAM_VTOTAL. Provides the total number of lines in the main stream video frame. [15:0] - Total number of lines per video frame.
0x188	R/W	MAIN_STREAM_POLARITY. Provides the polarity values for the video sync signals. Polarity information is packed and sent in the MSA packet. See the Main Stream Attribute Data Transport section of the <i>VESA DisplayPort Standard v1.4</i> (VESA website). 0 = Active-High 1 = Active-Low [1] - VSYNC_POLARITY: Polarity of the vertical sync pulse. [0] - HSYNC_POLARITY: Polarity of the horizontal sync pulse.
0x18C	R/W	MAIN_STREAM_HSWIDTH. Sets the width of the horizontal sync pulse. [14:0] - Horizontal sync width in clock cycles.
0x190	R/W	MAIN_STREAM_VSWIDTH. Sets the width of the vertical sync pulse. [14:0] - Width of the vertical sync in lines.
0x194	R/W	MAIN_STREAM_HRES. Horizontal resolution of the main stream video source. [15:0] - Number of active pixels per line of the main stream video.
0x198	R/W	MAIN_STREAM_VRES. Vertical resolution of the main stream video source. [15:0] - Number of active lines of video in the main stream video source.

Table 18: Main Stream Attributes (cont'd)

Offset	Access Type	Description
0x19C	R/W	MAIN_STREAM_HSTART. Number of clocks between the leading edge of the horizontal sync and the start of active data. [15:0] - Horizontal start clock count.
0x1A0	R/W	MAIN_STREAM_VSTART. Number of lines between the leading edge of the vertical sync and the first line of active data. [15:0] - Vertical start line count.
0x1A4	R/W	MAIN_STREAM_MISC0. Miscellaneous stream attributes. [7:0] - Implements the attribute information contained in the DisplayPort MISC0 register described in section 2.2.4 of the standard. [12] - 0: Default Behavior. 1: Enables mode to sync Ext packet transmission with Vsync event. [11] - Maud control (Advanced Users) [10] - Audio Only Mode. When enabled, controller inserts information/timestamp packets every 512 BS symbols. By default the value is 0. [9] - Sync/Async Mode for Audio [8] - Override Audio Clocking Mode [7:5] - Bit depth per color/component [4] - YCbCr Colorimetry [3] - Dynamic Range [2:1] - Component Format [0] - Synchronous Clock
0x1A8	R/W	MAIN_STREAM_MISC1. Miscellaneous stream attributes. [7:0] - Implements the attribute information contained in the DisplayPort MISC1 register described in section 2.2.4 of the standard. [6:3] - Reserved [2:1] - Stereo video attribute [0] - Interlaced vertical total even
0x1AC	R/W	M-VID. If synchronous clocking mode is used, this register must be written with the M value as described in section 2.2.5.2 of the standard. When in asynchronous clocking mode, the M value for the video stream is automatically computed by the source core and written to the main stream. These values are not written into the M-VID register for readback. [23:0] - Unsigned M value.
0x1B0	R/W	TRANSFER_UNIT_SIZE. Sets the size of a transfer unit in the framing logic. On reset, transfer size is set to 64. This register must be written as described in section 2.2.1.4.1 of the standard. [6:0] - This number should be 32 or 64 and is set to a fixed value that depends on the inbound video mode. Note that bit 0 cannot be written (the transfer unit size is always even).
0x1B4	R/W	N-VID. If synchronous clocking mode is used, this register must be written with the N value as described in section 2.2.5.2 of the standard. When in asynchronous clocking mode, the M value for the video stream is automatically computed by the source core and written to the main stream. These values are not written into the N-VID register for readback. [23:0] - Unsigned N value.
0x1B8	R/W	USER_PIXEL_WIDTH. Selects the width of the user data input port. Use quad pixel mode in MST. In SST, the user pixel width should always be equal to the active line count generated in hardware. [2:0]: <ul style="list-style-type: none"> 1 - Single pixel wide interface 2 - Dual pixel wide interface. Valid for designs with 2 or 4 lanes. 4 - Quad pixel wide interface Valid for designs with 4 lanes only.

Table 18: Main Stream Attributes (cont'd)

Offset	Access Type	Description
0x1BC	R/W	<p>USER_DATA_COUNT_PER_LANE. This register is used to translate the number of pixels per line to the native internal 16-bit datapath.</p> <p>If $(HRES \times \text{bits per pixel})$ is divisible by 16, then $\text{word_per_line} = ((HRES \times \text{bits per pixel})/16)$</p> <p>Else</p> <p>$\text{word_per_line} = (\text{INT}((HRES \times \text{bits per pixel})/16)) + 1$</p> <p>For single-lane design:</p> <p>Set USER_DATA_COUNT_PER_LANE = words_per_line - 1</p> <p>For 2-lane design:</p> <p>If words_per_line is divisible by 2, then set USER_DATA_COUNT_PER_LANE = words_per_line - 2</p> <p>Else</p> <p>Set USER_DATA_COUNT_PER_LANE = words_per_line + MOD(words_per_line,2) - 2</p> <p>For 4-lane design:</p> <p>If words_per_line is divisible by 4, then set USER_DATA_COUNT_PER_LANE = words_per_line - 4</p> <p>Else</p> <p>Set USER_DATA_COUNT_PER_LANE = words_per_line + MOD(words_per_line,4) - 4</p>
0x1C0	R/W	<p>MAIN_STREAM_INTERLACED. Informs the DisplayPort transmitter main link that the source video is interlaced. By setting this bit to a 1, the core sets the appropriate fields in the VBI value and Main Stream Attributes. This bit must be set to a 1 for the proper transmission of interlaced sources.</p> <p>[0] - Set to a 1 when transmitting interlaced images.</p>
0x1C4	R/W	<p>MIN_BYTES_PER_TU. Programs source to use MIN number of bytes per transfer unit. The calculation should be done based on the DisplayPort Standard.</p> <p>[6:0] - Set the value to $\text{INT}((\text{VIDEO_BW}/\text{LINK_BW}) * \text{TRANSFER_UNIT_SIZE})$</p>
0x1C8	R/W	<p>FRAC_BYTES_PER_TU. Calculating MIN bytes per TU is often not a whole number. This register is used to hold the fractional component.</p> <p>[9:0] - The fraction part of $((\text{VIDEO_BW}/\text{LINK_BW}) \times \text{TRANSFER_UNIT_SIZE})$ scaled by 1024 is programmed in this register.</p>
0x1CC	R/W	<p>INIT_WAIT. This register defines the number of initial wait cycles at the start of a new line by the Framing logic. This allows enough data to be buffered in the input FIFO. The default value of INIT_WAIT is 0x20.</p> <p>If $(\text{MIN_BYTES_PER_TU} \leq 4)$</p> <ul style="list-style-type: none"> [7:0] - Set INIT_WAIT to 64 <p>Else if color format is RGB/YCbCr_444</p> <ul style="list-style-type: none"> [7:0] - Set INIT_WAIT to $(\text{TRANSFER_UNIT_SIZE} - \text{MIN_BYTES_PER_TU})$ <p>Else if color format is YCbCr_422</p> <ul style="list-style-type: none"> [7:0] - Set INIT_WAIT to $(\text{TRANSFER_UNIT_SIZE} - \text{MIN_BYTES_PER_TU})/2$ <p>Else if color format is Y_Only</p> <ul style="list-style-type: none"> [7:0] - Set INIT_WAIT to $(\text{TRANSFER_UNIT_SIZE} - \text{MIN_BYTES_PER_TU})/3$

PHY Configuration Status

Table 19: PHY Configuration Status

Offset	Access Type	Description
0x280	RO	<p>PHY_STATUS. Provides the current status from the PHY.</p> <p>[31:30] - Unused, read as 0.</p> <p>[29:28] - Transmitter buffer status, lane 3.</p> <p>[27:26] - Unused, read as 0.</p> <p>[25:24] - Transmitter buffer status, lane 2.</p> <p>[23:22] - Unused, read as 0.</p> <p>[21:20] - Transmitter buffer status, lane 1.</p> <p>[19:18] - Unused, read as 0.</p> <p>[17:16] - Transmitter buffer status, lane 0.</p> <p>[15:7] - Unused, read as 0.</p> <p>[6] - FPGA fabric clock PLL locked.</p> <p>[5] - PLL for lanes 2 and 3 locked.</p> <p>[4] - PLL for lanes 0 and 1 locked.</p> <p>[3:2] - Reset done for lanes 2 and 3.</p> <p>[1:0] - Reset done for lanes 0 and 1.</p>

MST Mode Registers

Table 20: DisplayPort Source Core Configuration Space - MST Interface

Offset	R/W	Definition
0x500	RW	<p>MAIN_STREAM_HTOTAL_STREAM2. Specifies the total number of clocks in the horizontal framing period for the main stream video signal.</p> <p>[15:0] - Horizontal line length total in clocks.</p>
0x504	RW	<p>MAIN_STREAM_VTOTAL_STREAM2. Provides the total number of lines in the main stream video frame.</p> <p>[15:0] - Total number of lines per video frame.</p>
0x508	RW	<p>MAIN_STREAM_POLARITY_STREAM2. Provides the polarity values for the video sync signals.</p> <p>[1] - VSYNC_POLARITY: Polarity of the vertical sync pulse.</p> <p>[0] - HSYNC_POLARITY: Polarity of the horizontal sync pulse.</p>
0x50C	RW	<p>MAIN_STREAM_HSWIDTH_STREAM2. Sets the width of the horizontal sync pulse.</p> <p>[14:0] - Horizontal sync width in clock cycles.</p>
0x510	RW	<p>MAIN_STREAM_VSWIDTH_STREAM2. Sets the width of the vertical sync pulse.</p> <p>[14:0] - Width of the vertical sync in lines.</p>
0x514	RW	<p>MAIN_STREAM_HRES_STREAM2. Horizontal resolution of the main stream video source.</p> <p>[15:0] - Number of active pixels per line of the main stream video.</p>
0x518	RW	<p>MAIN_STREAM_VRES_STREAM2. Vertical resolution of the main stream video source.</p> <p>[15:0] - Number of active lines of video in the main stream video source.</p>
0x51C	RW	<p>MAIN_STREAM_HSTART_STREAM2. Number of clocks between the leading edge of the horizontal sync and the start of active data.</p> <p>[15:0] - Horizontal start clock count.</p>

Table 20: DisplayPort Source Core Configuration Space - MST Interface (cont'd)

Offset	R/W	Definition
0x520	RW	MAIN_STREAM_VSTART_STREAM2. Number of lines between the leading edge of the vertical sync and the first line of active data. [15:0] - Vertical start line count.
0x524	RW	MAIN_STREAM_MISC0_STREAM2. Miscellaneous stream attributes. [7:0] - Implements the attribute information contained in the DisplayPort MISC0 register described in section 2.2.4 of the standard. [0] - Synchronous Clock. [2:1] - Component Format. [3] - Dynamic Range. [4] - YCbCr Colorimetry. [7:5] - Bit depth per color/component.
0x528	RW	MAIN_STREAM_MISC1_STREAM2. Miscellaneous stream attributes. [7:0] - Implements the attribute information contained in the DisplayPort MISC1 register described in section 2.2.4 of the standard. [0] - Interlaced vertical total even. [2:1] - Stereo video attribute. [6:3] - Reserved.
0x52C	RW	M-VID_STREAM2. If synchronous clocking mode is used, this register must be written with the M value as described in section 2.2.5.2 of the standard. When in asynchronous clocking mode, the M value for the video stream as automatically computed by the source core and written to the main stream. These values are not written into the M-VID register for readback. [23:0] - Unsigned M value.
0x530	RW	TRANSFER_UNIT_SIZE_STREAM2. Sets the size of a transfer unit in the framing logic. On reset, transfer size is set to 64. [6:0] - This number should be in the range of 32 to 64 and is set to a fixed value that depends on the inbound video mode. Note that bit 0 cannot be written (the transfer unit size is always even).
0x534	RW	N-VID_STREAM2. If synchronous clocking mode is used, this register must be written with the N value as described in section 2.2.5.2 of the standard. When in asynchronous clocking mode, the M value for the video stream as automatically computed by the source core and written to the main stream. These values are not written into the N-VID register for readback. [23:0] - Unsigned N value.
0x538	RW	USER_PIXEL_WIDTH_STREAM2. Selects the width of the user data input port. Use quad pixel mode in MST. [2:0]: <ul style="list-style-type: none"> 1 = Single pixel wide interface 2 = Dual pixel wide interface 4 = Quad pixel wide interface

Table 20: DisplayPort Source Core Configuration Space - MST Interface (cont'd)

Offset	R/W	Definition
0x53C	RW	<p>USER_DATA_COUNT_PER_LANE_STREAM2. This register is used to translate the number of pixels per line to the native internal datapath.</p> <p>If $(HRES \times \text{bits per pixel})$ is divisible by 16, then $\text{word_per_line} = ((HRES \times \text{bits per pixel})/16)$ Else $\text{word_per_line} = (\text{INT}((HRES \times \text{bits per pixel})/16)) + 1$ For single-lane design: Set USER_DATA_COUNT_PER_LANE = words_per_line - 1 For 2-lane design: If words_per_line is divisible by 2, then Set USER_DATA_COUNT_PER_LANE = words_per_line - 2 Else Set USER_DATA_COUNT_PER_LANE = words_per_line + MOD(words_per_line,2) - 2 For 4-lane design: If words_per_line is divisible by 4, then Set USER_DATA_COUNT_PER_LANE = words_per_line - 4 Else Set USER_DATA_COUNT_PER_LANE = words_per_line + MOD(words_per_line,4) - 4</p>
0x540	RW	<p>MAIN_STREAM_INTERLACED_STREAM2. Informs the DisplayPort transmitter main link that the source video is interlaced. By setting this bit to a 1, the core will set the appropriate fields in the VBI value and Main Stream Attributes. This bit must be set to 1 for the proper transmission of interlaced sources.</p> <p>[0] - Set to 1 when transmitting interlaced images.</p>
0x544	RW	<p>MIN_BYTES_PER_TU_STREAM2: Programs source to use MIN number of bytes per transfer unit. The calculation should be done based on the DisplayPort Standard.</p> <p>[7:0] - Set the value to $\text{INT}((\text{LINK_BW}/\text{VIDEO_BW}) * \text{TRANSFER_UNIT_SIZE})$</p>
0x548	RW	<p>FRAC_BYTES_PER_TU_STREAM2: Calculating MIN bytes per TU will often not be a whole number. This register is used to hold the fractional component.</p> <p>[9:0] - The fraction part of $((\text{LINK_BW}/\text{VIDEO_BW}) * \text{TRANSFER_UNIT_SIZE})$ scaled by 1000 is programmed in this register.</p>
0x54C	RW	<p>INIT_WAIT_STREAM2: This register defines the number of initial wait cycles at the start of a new line by the Framing logic. This allows enough data to be buffered in the input FIFO.</p> <p>If $(\text{MIN_BYTES_PER_TU} \leq 4)$ [7:0] - Set INIT_WAIT to 64 else if color format is RGB/YCbCr_444 [7:0] - Set INIT_WAIT to $(\text{TRANSFER_UNIT_SIZE} - \text{MIN_BYTES_PER_TU})$ else if color format is YCbCr_422 [7:0] - Set INIT_WAIT to $(\text{TRANSFER_UNIT_SIZE} - \text{MIN_BYTES_PER_TU})/2$ else if color format is Y_Only [7:0] - Set INIT_WAIT to $(\text{TRANSFER_UNIT_SIZE} - \text{MIN_BYTES_PER_TU})/3$</p>
0x550	RW	<p>MAIN_STREAM_HTOTAL_STREAM3. Specifies the total number of clocks in the horizontal framing period for the main stream video signal.</p> <p>[15:0] - Horizontal line length total in clocks.</p>
0x554	RW	<p>MAIN_STREAM_VTOTAL_STREAM3. Provides the total number of lines in the main stream video frame.</p> <p>[15:0] - Total number of lines per video frame.</p>
0x558	RW	<p>MAIN_STREAM_POLARITY_STREAM3. Provides the polarity values for the video sync signals.</p> <p>[1] - VSYNC_POLARITY: Polarity of the vertical sync pulse. [0] - HSYNC_POLARITY: Polarity of the horizontal sync pulse.</p>

Table 20: DisplayPort Source Core Configuration Space - MST Interface (cont'd)

Offset	R/W	Definition
0x55C	RW	MAIN_STREAM_HSWIDTH_STREAM3. Sets the width of the horizontal sync pulse. [14:0] - Horizontal sync width in clock cycles.
0x560	RW	MAIN_STREAM_VSWIDTH_STREAM3. Sets the width of the vertical sync pulse. [14:0] - Width of the vertical sync in lines.
0x564	RW	MAIN_STREAM_HRES_STREAM3. Horizontal resolution of the main stream video source. [15:0] - Number of active pixels per line of the main stream video.
0x568	RW	MAIN_STREAM_VRES_STREAM3. Vertical resolution of the main stream video source. [15:0] - Number of active lines of video in the main stream video source.
0x56C	RW	MAIN_STREAM_HSTART_STREAM3. Number of clocks between the leading edge of the horizontal sync and the start of active data. [15:0] - Horizontal start clock count.
0x570	RW	MAIN_STREAM_VSTART_STREAM3. Number of lines between the leading edge of the vertical sync and the first line of active data. [15:0] - Vertical start line count.
0x574	RW	MAIN_STREAM_MISC0_STREAM3. Miscellaneous stream attributes. [7:0] - Implements the attribute information contained in the DisplayPort MISC0 register described in section 2.2.4 of the standard. [0] - Synchronous Clock. [2:1] - Component Format. [3] - Dynamic Range. [4] - YCbCr Colorimetry. [7:5] - Bit depth per color/component.
0x578	RW	MAIN_STREAM_MISC1_STREAM3. Miscellaneous stream attributes. [7:0] - Implements the attribute information contained in the DisplayPort MISC1 register described in section 2.2.4 of the standard. [0] - Interlaced vertical total even. [2:1] - Stereo video attribute. [6:3] - Reserved.
0x57C	RW	M-VID_STREAM3. If synchronous clocking mode is used, this register must be written with the M value as described in section 2.2.5.2 of the standard. When in asynchronous clocking mode, the M value for the video stream as automatically computed by the source core and written to the main stream. These values are not written into the M-VID register for readback. [23:0] - Unsigned M value
0x580	RW	TRANSFER_UNIT_SIZE_STREAM3. Sets the size of a transfer unit in the framing logic. On reset, transfer size is set to 64. [6:0] - This number should be in the range of 32 to 64 and is set to a fixed value that depends on the inbound video mode. Note that bit 0 cannot be written (the transfer unit size is always even).
0x584	RW	N-VID_STREAM3. If synchronous clocking mode is used, this register must be written with the N value as described in section 2.2.5.2 of the standard. When in asynchronous clocking mode, the M value for the video stream as automatically computed by the source core and written to the main stream. These values are not written into the N-VID register for readback. [23:0] - Unsigned N value

Table 20: DisplayPort Source Core Configuration Space - MST Interface (cont'd)

Offset	R/W	Definition
0x588	RW	<p>USER_PIXEL_WIDTH_STREAM3. Selects the width of the user data input port. Use quad pixel mode in MST.</p> <p>[2:0]:</p> <ul style="list-style-type: none"> 1 = Single pixel wide interface 2 = Dual pixel wide interface 4 = Quad pixel wide interface
0x58C	RW	<p>USER_DATA_COUNT_PER_LANE_STREAM3. This register is used to translate the number of pixels per line to the native internal 16-bit datapath.</p> <p>If (HRES * bits per pixel) is divisible by 16, then $\text{word_per_line} = ((\text{HRES} \times \text{bits per pixel}) / 16)$ Else $\text{word_per_line} = (\text{INT}((\text{HRES} \times \text{bits per pixel}) / 16)) + 1$ For single-lane design: Set USER_DATA_COUNT_PER_LANE = words_per_line - 1 For 2-lane design: If words_per_line is divisible by 2, then Set USER_DATA_COUNT_PER_LANE = words_per_line - 2 Else Set USER_DATA_COUNT_PER_LANE = words_per_line + MOD(words_per_line, 2) - 2 For 4-lane design: If words_per_line is divisible by 4, then Set USER_DATA_COUNT_PER_LANE = words_per_line - 4 Else Set USER_DATA_COUNT_PER_LANE = words_per_line + MOD(words_per_line, 4) - 4</p>
0x590	RW	<p>MAIN_STREAM_INTERLACED_STREAM3. Informs the DisplayPort transmitter main link that the source video is interlaced. By setting this bit to a 1, the core will set the appropriate fields in the VBI value and Main Stream Attributes. This bit must be set to 1 for the proper transmission of interlaced sources.</p> <p>[0] - Set to 1 when transmitting interlaced images.</p>
0x594	RW	<p>MIN_BYTES_PER_TU_STREAM3: Programs source to use MIN number of bytes per transfer unit. The calculation should be done based on the DisplayPort Standard.</p> <p>[7:0] - Set the value to $\text{INT}((\text{LINK_BW} / \text{VIDEO_BW}) * \text{TRANSFER_UNIT_SIZE})$</p>
0x598	RW	<p>FRAC_BYTES_PER_TU_STREAM3: Calculating MIN bytes per TU is often not a whole number. This register is used to hold the fractional component.</p> <p>[9:0] - The fraction part of $((\text{LINK_BW} / \text{VIDEO_BW}) \times \text{TRANSFER_UNIT_SIZE})$ scaled by 1000 is programmed in this register.</p>
0x59C	RW	<p>INIT_WAIT_STREAM3: This register defines the number of initial wait cycles at the start of a new line by the Framing logic. This allows enough data to be buffered in the input FIFO.</p> <p>If (MIN_BYTES_PER_TU ≤ 4) [7:0] - Set INIT_WAIT to 64 else if color format is RGB/YCbCr_444 [7:0] - Set INIT_WAIT to (TRANSFER_UNIT_SIZE - MIN_BYTES_PER_TU) else if color format is YCbCr_422 [7:0] - Set INIT_WAIT to (TRANSFER_UNIT_SIZE - MIN_BYTES_PER_TU)/2 else if color format is Y_Only [7:0] - Set INIT_WAIT to (TRANSFER_UNIT_SIZE - MIN_BYTES_PER_TU)/3</p>
0x5A0	RW	<p>MAIN_STREAM_HTOTAL_STREAM4. Specifies the total number of clocks in the horizontal framing period for the main stream video signal.</p> <p>[15:0] - Horizontal line length total in clocks.</p>

Table 20: DisplayPort Source Core Configuration Space - MST Interface (cont'd)

Offset	R/W	Definition
0x5A4	RW	MAIN_STREAM_VTOTAL_STREAM4. Provides the total number of lines in the main stream video frame. [15:0] - Total number of lines per video frame.
0x5A8	RW	MAIN_STREAM_POLARITY_STREAM4. Provides the polarity values for the video sync signals. [1] - VSYNC_POLARITY: Polarity of the vertical sync pulse. [0] - HSYNC_POLARITY: Polarity of the horizontal sync pulse.
0x5AC	RW	MAIN_STREAM_HSWIDTH_STREAM4. Sets the width of the horizontal sync pulse. [14:0] - Horizontal sync width in clock cycles.
0x5B0	RW	MAIN_STREAM_VSWIDTH_STREAM4. Sets the width of the vertical sync pulse. [14:0] - Width of the vertical sync in lines.
0x5B4	RW	MAIN_STREAM_HRES_STREAM4. Horizontal resolution of the main stream video source. [15:0] - Number of active pixels per line of the main stream video.
0x5B8	RW	MAIN_STREAM_VRES_STREAM4. Vertical resolution of the main stream video source. [15:0] - Number of active lines of video in the main stream video source.
0x5BC	RW	MAIN_STREAM_HSTART_STREAM4. Number of clocks between the leading edge of the horizontal sync and the start of active data. [15:0] - Horizontal start clock count.
0x5C0	RW	MAIN_STREAM_VSTART_STREAM4. Number of lines between the leading edge of the vertical sync and the first line of active data. [15:0] - Vertical start line count.
0x5C4	RW	MAIN_STREAM_MISC0_STREAM4. Miscellaneous stream attributes. [7:0] - Implements the attribute information contained in the DisplayPort MISC0 register described in section 2.2.4 of the standard. [0] - Synchronous Clock. [2:1] - Component Format. [3] - Dynamic Range. [4] - YCbCr Colorimetry. [7:5] - Bit depth per color/component.
0x5C8	RW	MAIN_STREAM_MISC1_STREAM4. Miscellaneous stream attributes. [7:0] - Implements the attribute information contained in the DisplayPort MISC1 register described in section 2.2.4 of the standard. [0] - Interlaced vertical total even. [2:1] - Stereo video attribute. [6:3] - Reserved.
0x5CC	RW	M-VID_STREAM4. If synchronous clocking mode is used, this register must be written with the M value as described in section 2.2.5.2 of the standard. When in asynchronous clocking mode, the M value for the video stream is automatically computed by the source core and written to the main stream. These values are not written into the M-VID register for readback. [23:0] - Unsigned M value.
0x5D0	RW	TRANSFER_UNIT_SIZE_STREAM4. Sets the size of a transfer unit in the framing logic. On reset, transfer size is set to 64. [6:0] - This number should be in the range of 32 to 64 and is set to a fixed value that depends on the inbound video mode. Note that bit 0 cannot be written (the transfer unit size is always even).

Table 20: DisplayPort Source Core Configuration Space - MST Interface (cont'd)

Offset	R/W	Definition
0x5D4	RW	N-VID_STREAM4. If synchronous clocking mode is used, this register must be written with the N value as described in section 2.2.5.2 of the standard. When in asynchronous clocking mode, the M value for the video stream is automatically computed by the source core and written to the main stream. These values are not written into the N-VID register for readback. [23:0] - Unsigned N value.
0x5D8	RW	USER_PIXEL_WIDTH_STREAM4. Selects the width of the user data input port. Use quad pixel mode in MST. [2:0]: <ul style="list-style-type: none"> 1 = Single pixel wide interface 2 = Dual pixel wide interface 4 = Quad pixel wide interface
0x5DC	RW	USER_DATA_COUNT_PER_LANE_STREAM4. This register is used to translate the number of pixels per line to the native internal 16-bit datapath. If (HRES × bits per pixel) is divisible by 16, then $\text{word_per_line} = ((\text{HRES} \times \text{bits per pixel}) / 16)$ Else $\text{word_per_line} = (\text{INT}((\text{HRES} \times \text{bits per pixel}) / 16)) + 1$ For single-lane design: Set USER_DATA_COUNT_PER_LANE = words_per_line - 1 For 2-lane design: If words_per_line is divisible by 2, then Set USER_DATA_COUNT_PER_LANE = words_per_line - 2 Else Set USER_DATA_COUNT_PER_LANE = words_per_line + MOD(words_per_line, 2) - 2 For 4-lane design: If words_per_line is divisible by 4, then Set USER_DATA_COUNT_PER_LANE = words_per_line - 4 Else Set USER_DATA_COUNT_PER_LANE = words_per_line + MOD(words_per_line, 4) - 4
0x5E0	RW	MAIN_STREAM_INTERLACED_STREAM4. Informs the DisplayPort transmitter main link that the source video is interlaced. By setting this bit to a 1, the core sets the appropriate fields in the VBI value and Main Stream Attributes. This bit must be set to 1 for the proper transmission of interlaced sources. [0] - Set to 1 when transmitting interlaced images.
0x5E4	RW	MIN_BYTES_PER_TU_STREAM4. Programs source to use MIN number of bytes per transfer unit. The calculation should be done based on the DisplayPort Standard. [7:0] - Set the value to $\text{INT}((\text{LINK_BW} / \text{VIDEO_BW}) * \text{TRANSFER_UNIT_SIZE})$
0x5E8	RW	FRAC_BYTES_PER_TU_STREAM4. Calculating MIN bytes per TU is often not a whole number. This register is used to hold the fractional component. [9:0] - The fraction part of $((\text{LINK_BW} / \text{VIDEO_BW}) \times \text{TRANSFER_UNIT_SIZE})$ scaled by 1000 is programmed in this register.

Table 20: DisplayPort Source Core Configuration Space - MST Interface (cont'd)

Offset	R/W	Definition
0x5EC	RW	INIT_WAIT_STREAM4. This register defines the number of initial wait cycles at the start of a new line by the Framing logic. This allows enough data to be buffered in the input FIFO. If (MIN_BYTES_PER_TU \leq 4): [7:0] - Set INIT_WAIT to 64 else if color format is RGB/YCbCr_444 [7:0] - Set INIT_WAIT to (TRANSFER_UNIT_SIZE - MIN_BYTES_PER_TU) else if color format is YCbCr_422 [7:0] - Set INIT_WAIT to (TRANSFER_UNIT_SIZE - MIN_BYTES_PER_TU)/2 else if color format is Y_Only [7:0] - Set INIT_WAIT to (TRANSFER_UNIT_SIZE - MIN_BYTES_PER_TU)/3
0x800 to 0x8FF	WO	PAYLOAD_TABLE. This address space maps to the VC payload table that is maintained in the core. [7:0] - Payload data

DisplayPort Audio Registers

The DisplayPort Audio registers are listed here.

Table 21: DisplayPort Audio

Offset	Access Type	Description
0x300	R/W	TX_AUDIO_CONTROL. Enables audio stream packets in main link and provides buffer control. [19]: Set to 1 to mute the audio over link for MST STREAM 4. NA for SST [18]: Set to 1 to mute the audio over link for MST STREAM 3. NA for SST [17]: Set to 1 to mute the audio over link for MST STREAM 2. NA for SST [16]: Set to 1 to mute the audio over link for SST. In MST, set to 1 to mute the Audio on STREAM 1 [3]: Audio Enable for STREAM 4 in MST. NA for SST [2]: Audio Enable for STREAM 3 in MST. NA for SST [1]: Audio Enable for STREAM 2 in MST. NA for SST [0]: Audio Enable for SST. In MST, Audio Enable for STREAM 1
0x304	R/W	TX_AUDIO_CHANNELS. Used to input active channel count. Transmitter collects audio samples based on this information. [2:0] Channel Count

Table 21: DisplayPort Audio (cont'd)

Offset	Access Type	Description
0x308	WO	<p>TX_AUDIO_INFO_DATA.</p> <p>[31:0] Word formatted as per CEA 861-C Info Frame. Total of eight words should be written in following order:</p> <p>1st word -</p> <ul style="list-style-type: none"> [31:24] = HB3 [23:16] = HB2 [15:8] = HB1 [7:0] = HB0 <p>2nd word - DB3,DB2,DB1,DB0</p> <p>....</p> <p>8th word - DB27,DB26,DB25,DB24</p> <p>The data bytes DB1...DBN of CEA Info frame are mapped as DB0-DBN-1.</p> <p>No protection is provided for wrong operations by software.</p>
0x328	R/W	<p>TX_AUDIO_MAUD. M value of audio stream as computed by transmitter.</p> <p>[23:0] = Unsigned value computed when audio clock and link clock are synchronous.</p>
0x32C	R/W	<p>TX_AUDIO_NAUD. N value of audio stream as computed by transmitter.</p> <p>[23:0] = Unsigned value computed when audio clock and link clock are synchronous.</p>
0x330 to 0x350	WO	<p>TX_AUDIO_EXT_DATA.</p> <p>[31:0] = Word formatted as per Extension packet described in protocol standard.</p> <p>Extended packet is fixed to 32 Bytes length. The controller has buffer space for only one extended packet. Extension packet address space can be used to send the audio Copy management packet/ISRC packet/VSC packets. TX is capable of sending any of these packets. VSC/EXT packets should use the same address space.</p> <p>A total of nine words should be written in following order:</p> <p>First word -</p> <ul style="list-style-type: none"> [31:24] = HB3 [23:16] = HB2 [15:8] = HB1 [7:0] = HB0 <p>Second word - DB3,DB2,DB1,DB0</p> <p>....</p> <p>9th word - DB31, DB30, DB29, DB28</p> <p>See the DisplayPort Standard for HB* definition.</p> <p>No protection is provided for wrong operations by software. This is a key-hole memory. So, nine writes to this address space is required.</p>

HDCP Registers

For details about the HDCP registers, see the *HDCP 1.x Product Guide* ([PG224](#)).

Designing with the Subsystem

This chapter includes guidelines and additional information to facilitate designing with the subsystem.

DisplayPort Overview


The Source core moves a video stream from a standardized main link through a complete DisplayPort Link Layer and onto High-Speed Serial I/O for transport to a Sink device.

Main Link Setup and Management

This section is intended to elaborate on and act as a companion to the link training procedure in the *VESA DisplayPort Standard v1.4*.

Xilinx® advises all users of the source core to use a MicroBlaze™ processor or similar embedded processor to properly initialize and maintain the link. The tasks encompassed in the Link and Stream Policy Makers are likely too complicated to be efficiently managed by a hardware-based state machine. Xilinx does not recommend using the RTL based controllers.

Figure 5: Source Main Link Datapath




Link Training

The link training commands are passed from the DPCD register block to the link training function. When set into the link training mode, the functional datapath is blocked and the link training controller issues the specified pattern. Care must be taken to place the Sink device in the proper link training mode before the source state machine enters a training state. Otherwise, unpredictable results might occur.

The following figure shows the flow diagram for link training. For details, see the VESA DisplayPort Standard v1.4 ([VESA website](https://www.vesa.org/displayport/)).

Figure 6: Link Training States



Source Core Setup and Initialization

The following text contains the procedural tasks required to achieve link communication. For description of the DPCD, see the VESA DisplayPort Standard v1.4.



IMPORTANT! During initialization, ensure that TX8B10BEN is not cleared in offset `0x0070` of the corresponding Video PHY Controller. For this release, information on the DisplayPort 1.4 is not available in Video PHY Controller LogiCORE IP Product Guide ([PG230](#)).

Source Core Setup

1. Place the PHY into reset.
2. Disable the transmitter.
 - TRANSMITTER_ENABLE = `0x00`
3. Set the clock divider.
 - AUX_CLOCK_DIVIDER = (see register description for proper value)
4. Select and set up the reference clock for the desired link rate in the Video PHY Controller.
5. Bring the PHY out of reset.

6. Wait for the PHY to be ready.
7. Enable the transmitter.
 - TRANSMITTER_ENABLE = 0x01
8. (Optional) Turn on the interrupt mask for HPD.
 - INTERRUPT_MASK = 0x00

At this point, the source core is initialized and ready to use. The link policy maker should be monitoring the status of HPD and taking appropriate action for connect/disconnect events or HPD interrupt pulses.

On HPD Assertion

1. Read the DPCD capabilities fields out of the sink device (0x00000 to 0x0000B) through the AUX channel.
2. Determine values for lane count, link speed, enhanced framing mode, downspread control and main link channel code based on each link partners' capability and needs.
3. Write the configuration parameters to the link configuration field (0x00100 to 0x00101) of the DPCD through the AUX channel.

Note: Some Sink devices' DPCD capability fields are unreliable. Many source devices start with the maximum transmitter capabilities and scale back as necessary to find a configuration the Sink device can handle. This could be an advisable strategy instead of relying on DPCD values.

4. Equivalently, write the appropriate values to the Source core's local configuration space.
 - a. LANE_COUNT_SET
 - b. LINK_BW_SET
 - c. ENHANCED_FRAME_EN
 - d. PHY_CLOCK_SELECT

Training Pattern 1 Procedure (Clock Recovery)

1. Turn off scrambling and set training pattern 1 in the source through direct register writes.
 - SCRAMBLING_DISABLE = 0x01
 - TRAINING_PATTERN_SET = 0x01
2. Turn off scrambling and set training pattern 1 in the sink DPCD (0x00102 to 0x00106) through the AUX channel.
3. Wait for the aux read interval configured in TRAINING_AUX_RD_INTERVAL DPCD register (0x0000E) before reading status registers for all active lanes (0x00202 to 0x00203) through the AUX channel.

4. If clock recovery failed, check for voltage swing or pre-emphasis level increase requests (0x00206 to 0x00207) and react accordingly.
 - Run this loop up to five times. If after five iterations this has not succeeded, reduce link speed if at high speed and try again. If already at low speed, training fails.

Training Pattern 2/3/4 Procedure (Symbol Recovery, Interlane Alignment)

1. Turn off scrambling and set training pattern 2 in the source through direct register writes.
 - SCRAMBLING_DISABLE = 0x01 (Not applicable for Training Pattern 4)
 - Set training pattern to pattern 2, pattern 3, or pattern 4 based on the Sink DPCD capability
2. Set proper state for scrambling and set training pattern in the sink DPCD (0x00102 to 0x00106) through the AUX channel.
3. Wait for AUX read interval configured in TRAINING_AUX_RD_INTERVAL DPCD register (0x0000E) then read status registers for all active lanes (0x00202 to 0x00203) through the AUX channel.
4. Check the channel equalization, symbol lock, and interlane alignment status bits for all active lanes (0x00204) through the AUX channel.
5. If any of these bits are not set, check for voltage swing or pre-emphasis level increase requests (0x00206 to 0x00207) and react accordingly.
6. Run this loop up to five times. If after five iterations this has not succeeded, reduce link speed if at high speed and Return to the instructions for Training Pattern 1. If already at low speed, training fails.
7. Signal the end of training by enabling scrambling and setting training pattern to 0x00 in the Sink device (0x00102) through the AUX channel.
8. On the source side, re-enable scrambling and turn off training.
 - TRAINING_PATTERN_SET = 0x00
 - SCRAMBLING_DISABLE = 0x00

At this point, training has completed.

Enabling Main Link Video

Main link video should not be enabled until a proper video source has been provided to the source core. Typically the source device wants to read the EDID from the attached sink device to determine its capabilities, most importantly its preferred resolution (and other supported resolutions if the preferred mode is not be available). When a resolution has been determined, set the Main Stream Attributes in the source core (0x180 to 0x1B0). Enable the main stream (0x084) only when a reliable video source is available.



IMPORTANT! When the main link video is enabled, the scrambler/de-scrambler must be reset every 512th BS Symbol as described in section 2.2.1.1 of the DisplayPort standard. For simulation purposes, you should force a scrambler reset by writing a 1 to `0x0C0` before the main link is enabled to reduce the amount of time after startup needed to align the scrambler/de-scrambler.

Accessing the Link Partner

The DisplayPort 1.4 TX Subsystem core is configured through the AXI4-Lite host interface. The host processor interface uses the DisplayPort AUX Channel to read the register space of the attached Sink device and determines the capabilities of the link. Accessing DPCD and EDID information from the Sink is done by writing and reading from register space `0x100` through `0x144`. For information on the DPCD register space, refer to the *VESA DisplayPort Standard v1.4*.

Before any AUX channel operation can be completed, you must first set the proper clock divider value in `0x10C`. This must be done only one time after a reset. The value held in this register should be equal to the frequency of `s_axi_aclk`. So, if `s_axi_aclk` runs at 135 MHz, the value of this register should be 135 (`'h87`). This register is required to apply a proper divide function for the AUX channel sample clock, which must operate at 1 MHz.

The act of writing to the `AUX_COMMAND` initiates the AUX event. Once an AUX request transaction is started, the host should not write to any of the control registers until the `REPLY_RECEIVED` bit is set to 1, indicating that the Sink has returned a response.


AUX Write Transaction

An AUX write transaction is initiated by setting up the `AUX_ADDRESS`, and writing the data to the `AUX_WRITE_FIFO` followed by a write to the `AUX_COMMAND` register with the code `0x08`. Writing the command register begins the AUX channel transaction. The host should wait until either a reply received event or reply timeout event is detected. These events are detected by reading `INTERRUPT_STATUS` registers (either in ISR or polling mode).

When the reply is detected, the host should read the `AUX_REPLY_CODE` register and look for the code `0x00` indicating that the AUX channel has successfully acknowledged the transaction.

The following figure shows a flow of an AUX write transaction.

Figure 7: **AUX Write Transaction**



X21143-062718


AUX Read Transaction

The AUX read transaction is prepared by writing the transaction address to the AUX_ADDRESS register. Once set, the command and the number of bytes to read are written to the AUX_COMMAND register. After initiating the transfer, the host should wait for an interrupt or poll the INTERRUPT_STATUS register to determine when a reply is received.

When the REPLY_RECEIVED signal is detected, the host might then read the requested data bytes from the AUX_REPLY_DATA register. This register provides a single address interface to a byte FIFO which is 16 elements deep. Reading from this register automatically advances the internal read pointers for the next access.

The following figure shows a flow of an AUX read transaction.

Figure 8: AUX Read Transaction



X21142-062718

AUX Channel Command for I2C Transactions

The subsystem supports a special AUX channel command intended to make I2C over AUX transactions faster and easier to perform. In this case, the host bypasses the external I2C master/slave interface and initiates the command by directly writing to the register set.


The sequence for performing these transactions is exactly the same as a native AUX channel transaction with a change to the command written to the AUX_COMMAND register. The supported I2C commands are summarized in the following table.

Table 22: I2C over AUX Commands

AUX_COMMAND[11:8]	Command
0x0	IIC Write
0x4	IIC Write MOT
0x1	IIC Read
0x5	IIC Read MOT
0x6	IIC Write Status with MOT
0x2	IIC Write Status

By using a combination of these commands, the host can emulate an I2C transaction. The following figure shows the flow of I2C transactions.

Figure 9: I2C Device Transactions, Write (Left) and Read (Right)



Because I2C transactions might be significantly slower than AUX channel transactions, the host should be prepared to receive multiple AUX_DEFER reply codes during the execution of the above state machines.

The AUX-I2C commands are as follows:

- **MOT Definition:**

- Middle Of Transaction bit in the command field.
- This controls the stop condition on the I2C slave.
- For a transaction with MOT set to 1, the I2C bus is not STOPPED, but left to remain the previous state.
- For a transaction with MOT set to 0, the I2C bus is forced to IDLE at the end of the current command or in special Abort cases.

- **Partial ACK:** For I2C write transactions, the Sink core can respond with a partial ACK (ACK response followed by the number of bytes written to I2C slave).

Special AUX commands include:

- **Write Address Only and Read Address Only:** These commands do not have any length field transmitted over the AUX channel. The intent of these commands are to:
 - Send address and RD/WR information to I2C slave. No Data is transferred.

- End previously active transaction, either normally or through an abort.

The Address Only Write and Read commands are generated from the source by using Bit[12] of the command register with command as I2C WRITE/READ.

- **Write Status:** This command does not have any length information. The intent of the command is to identify the number of bytes of data that have been written to an I2C slave when a Partial ACK or Defer response is received by the source on a AUX-I2C write.

The Write status command is generated from the source by using Bit[12] of the command register with command as I2C WRITE STATUS.

- **IIC Timeout:** The Sink controller monitors the IIC bus after a transaction starts and looks for an IIC stop occurrence within 1 second. If an IIC stop is not received, it is considered as an IIC timeout and the sink controller issues a stop condition to release the bus. This timeout avoids a lock-up scenario.

Generation of AUX Transactions

Generation of AUX transactions are described in the following table.

Set up I2C slave for Write to address defined		
Transaction	Write Address only with MOT = 1	<div><div>1. Write AUX Address register (0x108) with device address.</div><div>2. Issue command to transmit transaction by writing into AUX command register (0x100). Bit[12] must be set to 1.</div></div>
AUX Transaction	START -> CMD -> ADDRESS -> STOP	
I2C Transaction	START -> DEVICE_ADDR -> WR -> ACK/NACK	
Set up I2C slave for Read to address defined		
Transaction	Read Address only with MOT = 1	<div><div>1. Write AUX Address register with device address.</div><div>2. Issue command to transmit transaction by writing into AUX command register. Bit [12] must be set to 1.</div></div>
AUX Transaction	START -> CMD -> ADDRESS -> STOP	
I2C Transaction	START -> DEVICE_ADDR -> RD -> ACK/NACK	
To stop the I2C slave, used as Abort or normal stop		
Transaction	Write/Read Address only with MOT = 0	<div><div>1. Write AUX Address register (0x108) with device address.</div><div>2. Issue command to transmit transaction by writing into AUX command register (0x100). Bit[12] must be set to 1.</div></div>
AUX Transaction	START -> ADDRESS -> STOP	
I2C Transaction	STOP	

Set up I2C slave write data		
Transaction	Write with MOT = 1	<div>1. Write AUX Address register (0x108) with device address.</div> <div>2. Write the data to be transmitted into AUX write FIFO register (0x104).</div> <div>3. Issue write command and data length to transmit transaction by writing into AUX command register (0x100). Bits[3:0] represent length field.</div>
AUX Transaction	START -> CMD -> ADDRESS -> LENGTH -> D0 to DN -> STOP	
I2C Transaction	I2C bus is IDLE or New device address START -> START/RS -> DEVICE_ADDR -> WR -> ACK/NACK -> DATA0 -> ACK/NACK to DATAN -> ACK/NACK I2C bus is in Write state and the same device address DATA0 -> ACK/NACK to DATAN -> ACK/NACK	
Set up I2C slave write data and stop the I2C bus after the current transaction		
Transaction	Write with MOT = 0	<div>1. Write AUX Address register (0x108) with device address.</div> <div>2. Write the data to be transmitted into AUX write FIFO register (0x104).</div> <div>3. Issue write command and data length to transmit transaction by writing into AUX command register (0x100). Bits[3:0] represent length field.</div>
AUX Transaction	START -> CMD -> ADDRESS -> LENGTH -> D0 to DN -> STOP	
I2C Transaction	I2C bus is IDLE or Different I2C device address START -> START/RS -> DEVICE_ADDR -> WR -> ACK/NACK -> DATA0 -> ACK/NACK to DATAN -> ACK/NACK -> STOP I2C bus is in Write state and the same I2C device address DATA0 -> ACK/NACK to DATAN -> ACK/NACK -> STOP	
Set up I2C slave read data		
Transaction	Read with MOT = 1	<div>1. Write AUX Address register (0x108) with device address.</div> <div>2. Issue read command and data length to transmit transaction by writing into AUX command register (0x100). Bits[3:0] represent the length field.</div>
AUX Transaction	START -> CMD -> ADDRESS -> LENGTH -> STOP	
I2C Transaction	I2C bus is IDLE or Different I2C device address START -> START/RS -> DEVICE_ADDR -> RD -> ACK/NACK -> DATA0 -> ACK/NACK to DATAN -> ACK/NACK I2C bus is in Write state and the same I2C device address DATA0 -> ACK/NACK to DATAN -> ACK/NACK	
Set up I2C slave read data and stop the I2C bus after the current transaction		
Transaction	Read with MOT = 0	<div>1. Write AUX Address register (0x108) with device address.</div> <div>2. Issue read command and data length to transmit transaction by writing into AUX command register (0x100). Bits[3:0] represent the length field.</div>
AUX Transaction	START -> CMD -> ADDRESS -> LENGTH -> D0 to DN -> STOP	
I2C Transaction	I2C bus is IDLE or Different I2C device address START -> START/RS -> DEVICE_ADDR -> RD -> ACK/NACK -> DATA0 -> ACK/NACK to DATAN -> ACK/NACK -> STOP I2C bus is in Write state and the same I2C device address DATA0 -> ACK/NACK to DATAN -> ACK/NACK -> STOP	
Status of previous write command that was deferred or partially ACKED		
Transaction	Write Status with MOT = 1	<div>1. Write AUX Address register (0x108) with device address.</div> <div>2. Issue status update command to transmit transaction by writing into AUX command register (0x100). Bit[12] must be set to 1.</div>
AUX Transaction	START -> CMD -> ADDRESS -> STOP	
I2C Transaction	No transaction	

Status of previous write command that was deferred or partially ACKED. MOT = 0 ensures that the bus returns to IDLE at the end of the burst.		
Transaction	Write Status with MOT = 0	<ol style="list-style-type: none"> 1. Write AUX Address register (0x108) with device address. 2. Issue status update command to transmit transaction by writing into AUX command register (0x100). Bit[12] must be set to 1.
AUX Transaction	START -> CMD -> ADDRESS -> STOP	
I2C Transaction	Force a STOP and the end of write burst	

Handling I2C Read Defers/Timeout

- The Sink core can issue a DEFER response for a burst read to I2C. The following are the actions that can be taken by the Source core.
 - Issue the same command (previously issued read, with same device address and length) and wait for response. The Sink core on completion of the read from I2C (after multiple defers) should respond with read data.
 - Abort the current read using:
 - Read to a different I2C slave
 - Write command
 - Address-only Read or write with MOT = 0.

Handling I2C Write Partial ACK

- The sink could issue a partial ACK response for a burst Write to I2C. The following are the actions that can be taken by the Source core:
 - Use the Write status command to poll the transfers happening to the I2C. On successful completion, the sink should issue a NACK response to these requests while intermediate ones will get a partial ACK.
 - Issue the same command for a response (previously issued with the same device address, length and data) and wait for a response. On completion of the write to I2C (after multiple partial ACKs), the Sink core should respond with an ACK.
 - Abort the current Write using:
 - Write to a different I2C slave
 - Read command
 - Address-only Read or Write with MOT = 0.

Handling I2C Write Defer/Timeout

- The Sink core can issue a Defer response for a burst write to I2C. The following are the actions that can be taken by the Source core:
 - Use the Write status command to poll the transfers happening to the I2C. On successful completion, the Sink core should issue an ACK response to these requests while intermediate ones will get partial ACKs.
 - Issue the same command (previously issued with the same device address, length and data) and wait for a response. The Sink core, on completion of the write to I2C (after multiple Defers), should respond with an ACK.
 - Abort the current Write using:
 - Write to a different I2C slave
 - Read command
 - Address only Read or Write with MOT = 0.

AUX IO Location

DisplayPort Source can have AUX IO located inside the IP or external to the IP based on the AUX IO location selection through the GUI. The AUX IO type can be uni-directional/bidirectional when the AUX IO is located inside the IP.


Transmitter Audio/Video Clock Generation

The transmitter clocking architecture supports both the asynchronous and synchronous clocking modes included in the *VESA DisplayPort Standard v1.4*. The clocking mode is selected by way of the Stream Clock Mode register (MAIN_STREAM_MISCO Bit[0]). When set to 1, the link and stream clock are synchronous, in which case the MVID and NVID values are a constant. In synchronous clock mode, the source core uses the MVID and NVID register values programmed by the host processor through the AXI4-Lite interface.

When the Stream Clock Mode register is set to 0, asynchronous clock mode is enabled and the relationship between MVID and NVID is not fixed. In this mode, the Source core transmits a fixed value for NVID and the MVID value provided as a part of the clocking interface.

The following figure shows a block diagram of the transmitter clock generation process.

Figure 10: Transmitter Audio/Video Clock Generation



Hot Plug Detection

The Source device must debounce the incoming HPD signal by sampling the value at an interval $> 250 \mu\text{s}$. For a pulse width between $500 \mu\text{s}$ and 1 ms , the Sink device has requested an interrupt. The interrupt is passed to the host processor through the AXI4-Lite interface.

If HPD signal remains Low for $> 2 \text{ ms}$, then the Sink device has been disconnected and the link should be shut down. This condition is also passed through the AXI4-Lite interface as an interrupt. The host processor must properly determine the cause of the interrupt by reading the appropriate DPCD registers and take the appropriate action. For details, see the *VESA DisplayPort Standard v1.4*.


HPD Event Handling

HPD signaling has three use cases:

- Connection event defined as HPD_EVENT is detected, and the state of the HPD is 1.
- Disconnection event defined as HPD_EVENT is detected, and the state of the HPD is 0.
- HPD IRQ event as captured in the INTERRUPT_STATUS register Bit[0].

The following figure shows the Source core state and basic actions to be taken based on HPD events.

Figure 11: HPD Event Handling in Source Core




X21138-062718

Secondary Channel Operation

The current version of the DisplayPort core supports eight-channel Audio. Secondary Channel features from the DisplayPort Standard v1.4 are supported.

The DisplayPort Audio IP core is offered as modules to provide flexibility and freedom to modify the system as needed. As shown in the following figure, the Audio interface to the DisplayPort core is defined using an AXI4-Stream interface to improve system design and IP integration.

Figure 12: Audio Data Interface of DisplayPort Source System



X21128-062518

32-bit AXI TDATA is formatted as follows:

Control Bits + 24-bit Audio Sample + Preamble

The ingress channel buffer in the DisplayPort core accepts data from the AXI4-Stream interface based on buffer availability and audio control programming. A valid transfer takes place when `tready` and `tvalid` are asserted as described in the AXI4-Stream protocol. The ingress channel buffer acts as a holding buffer.

The DisplayPort Source has a fixed secondary packet length [Header = 4 Bytes + 4 Parity Bytes, Payload = 32 Sample Bytes + 8 Parity Bytes]. In a 1-2 channel transmission, the Source accumulates eight audio samples in the internal channel buffer and then sends the packet to main link.

Multi-Channel Audio

The DisplayPort TX requires Info frame configuration to transmit multi-channel audio. The Info frame contains the number of channels and its speaker mapping. The AXI4-Stream `TID` signal should contain the Audio channel ID along with audio data, based on the number of channels configured.

For multi-stream audio, secondary data packet ID in the Info frame packet should match with the stream ID over the audio AXI4-Stream interface (`TID[7:4]`).

Audio Management

This section contains the procedural tasks required to achieve audio communication.

Programming DisplayPort Source

1. Disable audio by writing `0x00` to the `TX_AUDIO_CONTROL` register. The disable bit also flushes the buffers in the DisplayPort Source and sets the MUTE bit in VB-ID. Xilinx® recommends following this step when there is a change in video/audio parameters.
2. Write the Audio Info Frame (based on your requirement; this might be optional for some systems). The Audio Info Frame consists of eight writes. The order of write transactions are important and follow the steps in the DisplayPort Audio registers, offset `0x308` (see related information).
3. Write Channel Count to the `TX_AUDIO_CHANNELS` register (the value is actual count -1).
4. If the system is using synchronous clocking then write MAUD and NAUD values to `TX_AUDIO_MAUD` and `TX_AUDIO_NAUD` registers, respectively.
5. Enable audio by writing `0x01` to `TX_AUDIO_CONTROL` register.

Related Information

[DisplayPort Audio Registers](#)

Re-Programming Source Audio

1. Disable Audio in DisplayPort 1.4 TX core.
2. Wait until Video/Audio clock is recovered and stable.
3. Enable Audio in DisplayPort 1.4 TX core.

Info Packet Management

The core provides an option to program a single Info packet. The packet is transmitted to the Sink once per every video frame or 8192 cycles.

To change an Info packet during transmission, follow these steps:

1. Disable Audio (because a new Info packet means a new audio configuration). The disable audio also flushes the internal audio buffers.
2. To program the DisplayPort Source, see Programming the DisplayPort Source.

Related Information

[Programming DisplayPort Source](#)

Extension Packet Management

A single packet buffer is provided for the extension packet. If the extension packet is available in the buffer, the packet is transmitted as soon as there is availability in the secondary channel. The packet length is FIXED to eight words (32 bytes). For VSC Ext packet to be aligned with the Vertical Blanking region, set Bit[12] of 0x1A4 register and then program the packet data.


Use the following steps to write an extended packet in the DisplayPort Source controller:

1. Write nine words (as required) into TX_AUDIO_EXT_DATA buffer.
2. Wait for EXT_PKT_TXD interrupt.
3. Write new packet (follow step 1).

Audio Clocking (Recommendation)

The system should have a clock generator (preferably programmable) to generate $512 \times fs$ (Audio Sample Rate) clock frequency. The same clock (`aud_clk`) is used by the DisplayPort Source device to calculate MAUD and NAUD when running in asynchronous clocking mode.

Figure 13: Audio Clocking for Source



Note: This should be $> 512 \times fs$

Programming the Core in MST Mode

The section details the steps to program the core in MST mode.

Enabling MST

The following steps are recommended to enable MST functionality:

1. Bring up the main link by following training procedure.
2. Send side band messages using the AUX channel to discover the link (how many downstream nodes are connected and their capabilities).
3. Enable MST by writing 1 to bit 0 of the MST Config register.
4. Discover MST downstream devices as recommended in section 1.2.1 in the *VESA DisplayPort Standard v1.4* ([VESA website](http://www.vesa.org/displays/dp-standard)).
5. Allocate timeslots based on configuration and the Sink Payload Bandwidth Number (PBN). Typical sideband messages used before VC Payload allocation are Link Address Request, Clear Payload Table, and Enumerate Path Resources.
 - a. Program VC Payload Buffer 12'h0x800 onwards as per allocation requirement.
 - b. Program the Sink core with the same allocation timeslots using AUX channel as described in section 2.6.4 in the DisplayPort Standard.
 - c. Wait until Sink accepts allocation programming (check DPCD reads to monitor status).

- d. After Sink sets VC Payload Allocated (DPCD Address = 0x02C0), set VC Payload Allocated bit in MST Config register (12'h0x0D0). This enables the source controller to send an ACT trigger.
 6. Wait until ACT Handled bit is set in DPCD Address (0x02C0).
 7. Program Video attributes for required streams. Program user pixel width to 4 for all the streams.
 8. Program Rate Governing registers 0x1D0, 0x1D4, 0x1D8, and 0x1DC based on the stream requirement.
 - Program TRANSFER UNIT Size = # of timeslots allocated for that stream. (VC payload size source)
 - Program FRAC_BYTES_PER_TU = TS_FRAC
 - Program MIN_BYTES_PER_TU = TS_INT
 - Program INIT_WAIT = 0
- Note:** Note: Repeat [Step 7](#) for each steam.
9. Enable MST by writing 1 to bit 0 of MST Config register.

Payload Bandwidth Management

The following steps manage payload bandwidth in the source controller.

1. Calculate Target_Average_StreamSymbolTimeSlotsPerMTP based on the VESA DisplayPort Standard v1.4 ([VESA website](#)). Program the VC payload size with the calculated Target_Average_StreamSymbolTimeSlotsPerMTP and align it with nearest even boundary.
For example if the value is 13, program the VC payload size for this particular stream to 14.
2. The VC payload calculation for (1920x2200) stream, RGB color sampling, 8 Bits Per Color at 5.4 Gb/s, 4 lanes is shown here:

$$\text{VC Payload Band width} = \text{LINK_RATE} \times \text{Lane_count} \times 100 \text{ (Table 2-136 in the DisplayPort standard)} = 5.4 \times 4 \times 100 = 2160$$

$$\text{Average Stream symbol Time slot per MTP} = (\text{Pixel_rate} \times \text{Bits_per_pixel} / 8 / \text{VC Payload_Band width}) \times 64 \text{ (Section 2.6.4.3.1 in the DisplayPort standard)} = (297 \text{ MHz} \times 24 / 8 / 2160) \times 64 = 26.4$$

$$\text{VC Payload Size} = 2/4 \text{ symbol aligned of (Average Stream symbol Time slot per MTP)} = 28$$
3. Program the VC Payload table as defined in DPCD standard.
4. Program the VC Payload table in source controller as defined in registers 12'h0x800 – 12'h0x8FC.

Reduced Blanking

The DisplayPort IP core supports CVT standard RB and RB2 reduced blanking resolutions. As per the CVT specifications, RB/RB2 resolution has $HBLANK \leq 20\% HTOTAL$, $HBLANK = 80/160$ and $HRES \% 8 = 0$.

For the CVT standard, RB/RB2 resolutions end of the line reset need to be disabled by setting the corresponding bit in the Line Reset Disable register (offset address `0x0F0` for the TX). For the Non-CVT reduced blanking resolutions, where HRES is non multiple of 8, end of line reset is required to clear extra pixels in the video path for each line.

The DisplayPort TX knows the resolution ahead of time and reset disable can be done during initialization. In the DisplayPort RX when the video mode change interrupt occurs, the MSA registers can be read to know whether the resolution is reduced blanking or standard resolution and the corresponding bit can be set.

Pixel Mapping

Pixel Mapping on AXI4-Stream Interface

By default, the pixel mode is selected based on Pixel Frequency in the subsystem driver. The following shows the different pixel per clock (PPC) for each pixel frequency:

- For 1 PPC, Pixel Frequency < 75 MHz
- For 2 PPC, Pixel Frequency ≥ 75 and < 300 MHz
- For 4 PPC, Pixel Frequency ≥ 300 MHz

You can override the pixel width dynamically. For example, if the driver selects a 2 pixel mode as default, you can change the pixel mode to 1.

- For a pixel mode of 1, valid pixels are available only in pixel 0 position.
- For a pixel mode of 2, valid pixels are available only in pixel 0 and pixel 1 position.
- For a pixel mode of 4, valid pixels are available only in pixel 0, pixel 1, pixel 2, and pixel 3 position.

The data width of the AXI4-Stream interface depends on different parameters of the core.

$$\text{Pixel_Width} = \text{MAX_BPC} \times 3$$

$$\text{Interface Width} = \text{Pixel Width} \times \text{LANE_COUNT}$$

For example, if the system is generated using four lanes with MAX_BPC equal to 16, the data width of the AXI4-Stream interface is $16 \times 4 \times 3$ which equals 192.

Pixel Mapping Examples on AXI4-Stream Interface

The following table shows the pixel mapping examples for an AXI4-Stream interface.

Table 24: Pixel Mapping Examples on AXI4-Stream Interface

MAX_BPC	LANES	Pixel Width	Interface Width	Video BPC	Pixel 3			Pixel 2			Pixel 1			Pixel 0		
16	4	48	192	16	191:176	175:160	159:144	143:128	127:112	111:96	95:80	79:64	63:48	47:32	31:16	15:0
16	2	48	96	16	-	-	-	-	-	-	95:80	79:64	63:48	47:32	31:16	15:0
16	1	48	48	16	-	-	-	-	-	-	-	-	-	47:32	31:16	15:0
12	4	36	144	12	143:132	131:120	119:108	107:96	95:84	83:72	71:60	59:48	47:36	35:24	23:12	11:0
12	2	36	72	12	-	-	-	-	-	-	71:60	59:48	47:36	35:24	23:12	11:0
12	1	36	40	12	-	-	-	-	-	-	-	-	-	35:24	23:12	11:0
10	4	30	120	10	119:110	109:100	99:90	89:80	79:70	69:60	59:50	49:40	39:30	29:20	19:10	9:0
10	2	30	64	10	-	-	-	-	-	-	59:50	49:40	39:30	29:20	19:10	9:0
10	1	30	32	10	-	-	-	-	-	-	-	-	-	29:20	19:10	9:0
8	4	24	96	8	95:88	87:80	79:72	71:64	63:56	55:48	47:40	39:32	31:24	23:16	15:8	7:0
8	2	24	48	8	-	-	-	-	-	-	47:40	39:32	31:24	23:16	15:8	7:0
8	1	24	24	8	-	-	-	-	-	-	-	-	-	23:16	15:8	7:0
16	4	48	192	12	191:180	175:164	159:148	143:132	127:116	111:100	95:84	79:68	63:52	47:36	31:20	15:4
16	2	48	96	12	-	-	-	-	-	-	95:84	79:68	63:52	47:36	31:20	15:4
16	1	48	48	12	-	-	-	-	-	-	-	-	-	47:36	31:20	15:4
12	4	36	144	10	143:134	131:122	119:110	107:98	95:86	83:74	71:62	59:50	47:38	35:26	23:14	11:2
12	2	36	72	10	-	-	-	-	-	-	71:62	59:50	47:38	35:26	23:14	11:2
12	1	36	40	10	-	-	-	-	-	-	-	-	-	35:26	23:14	11:2
10	4	30	120	8	119:112	109:102	99:92	89:82	79:72	69:62	59:52	49:42	39:32	29:22	19:12	9:2
10	2	30	64	8	-	-	-	-	-	-	59:52	49:42	39:32	29:22	19:12	9:2
10	1	30	32	8	-	-	-	-	-	-	-	-	-	29:22	19:12	9:2
8	4	24	96	6	95:90	87:82	79:74	71:66	63:58	55:50	47:42	39:34	31:26	23:18	15:10	7:2
8	2	24	48	6	-	-	-	-	-	-	47:42	39:34	31:26	23:18	15:10	7:2
8	1	24	24	6	-	-	-	-	-	-	-	-	-	23:18	15:10	7:2
16	4	48	192	10	191:182	175:166	159:150	143:134	127:118	111:102	95:86	79:70	63:54	47:38	31:22	15:6
16	2	48	96	10	-	-	-	-	-	-	95:86	79:70	63:54	47:38	31:22	15:6
16	1	48	48	10	-	-	-	-	-	-	-	-	-	47:38	31:22	15:6
12	4	36	144	8	143:136	131:124	119:112	107:100	95:88	83:76	71:64	59:52	47:40	35:28	23:16	11:4

Table 24: Pixel Mapping Examples on AXI4-Stream Interface (cont'd)

MAX_BPC	LANES	Pixel Width	Interface Width	Video BPC	Pixel 3			Pixel 2			Pixel 1			Pixel 0		
12	2	36	72	8	-	-	-	-	-	-	71:64	59:52	47:40	35:28	23:16	11:4
12	1	36	40	8	-	-	-	-	-	-	-	-	-	35:28	23:16	11:4
10	4	30	120	6	119:114	109:104	99:94	89:84	79:74	69:64	59:54	49:44	39:34	29:24	19:14	9:4
10	2	30	64	6	-	-	-	-	-	-	59:54	49:44	39:34	29:24	19:14	9:4
10	1	30	32	6	-	-	-	-	-	-	-	-	-	29:24	19:14	9:4
16	4	48	192	8	191:184	175:168	159:152	143:136	127:120	111:104	95:88	79:72	63:56	47:40	31:24	15:8
16	2	48	96	8	-	-	-	-	-	-	95:88	79:72	63:56	47:40	31:24	15:8
16	1	48	48	8	-	-	-	-	-	-	-	-	-	47:40	31:24	15:8
12	4	36	144	6	143:138	131:126	119:114	107:102	95:90	83:78	71:66	59:54	47:42	35:30	23:18	11:6
12	2	36	72	6	-	-	-	-	-	-	71:66	59:54	47:42	35:30	23:18	11:6
12	1	36	36	6	-	-	-	-	-	-	-	-	-	35:30	23:18	11:6
16	4	48	192	6	191:186	175:170	159:154	143:138	127:122	111:106	95:90	79:74	63:58	47:42	31:26	15:10
16	2	48	96	6	-	-	-	-	-	-	95:90	79:74	63:58	47:42	31:26	15:10
16	1	48	48	6	-	-	-	-	-	-	-	-	-	47:42	31:26	15:10

Notes:

1. The padding bits are zeros.

Pixel Mapping Examples on AXI4-Stream Interface (UG934-Compliant)

The following table shows the pixel mapping examples for an AXI4-Stream interface that is UG934-compliant.

Table 25: Pixel Mapping Examples on AXI4-Stream Interface (UG934-Compliant Mode)

MAX_BPC	LANES	Pixel Width	Interface Width	Video Sampling Mode	Pixel 3			Pixel 2			Pixel 1			Pixel 0		
8	4	24	96	444	95:88	87:80	79:72	71:64	63:56	55:48	47:40	39:32	31:24	23:16	15:8	7:0
	4	16	64	422	63:56	55:48		47:40	39:32		31:24	23:16		15:8	7:0	
	4	8	32	Y-Only	31:24			23:16			15:8			7:0		
	2	24	48	444	-	-	-	-	-	-	47:40	39:32	31:24	23:16	15:8	7:0
	2	16	32	422	-	-		-	-		31:24	23:16		15:8	7:0	
	2	8	16	Y-Only	-			-			15:8			7:0		
	1	24	24	444	-	-	-	-	-	-	-	-	-	23:16	15:8	7:0
	1	16	16	422	-	-		-	-		-	-		15:8	7:0	
	1	8	8	Y-Only	-			-			-			7:0		
10	4	30	120	444	119:112	109:102	99:92	89:82	79:72	69:62	59:52	49:42	39:32	29:22	19:12	9:2
	4	20	80	422	79:72	69:62		59:52	49:42		39:32	29:22		19:12	9:2	
	4	10	40	Y-Only	39:32			29:22			19:12			9:2		
	2	30	60	444	-	-	-	-	-	-	59:52	49:42	39:32	29:22	19:12	9:2
	2	20	40	422	-	-		-	-		39:32	29:22		19:12	9:2	
	2	10	20	Y-Only	-			-			19:12			9:2		
	1	30	30	444	-	-	-	-	-	-	-	-	-	29:22	19:12	9:2
	1	20	20	422	-	-		-	-		-	-		19:12	9:2	
	1	10	10	Y-Only	-			-			-			9:2		
12	4	36	144	444	143:136	131:124	119:112	107:100	95:88	83:76	71:64	59:52	47:40	35:28	23:16	11:4
	4	24	96	422	95:88	83:76		71:64	59:52		47:40	35:28		23:16	11:4	
	4	12	48	Y-Only	47:40			35:28			23:16			11:4		
	2	36	72	444	-	-	-	-	-	-	71:64	59:52	47:40	35:28	23:16	11:4
	2	24	48	422	-	-		-	-		47:40	35:28		23:16	11:4	
	2	12	24	Y-Only	-			-			23:16			11:4		
	1	36	36	444	-	-	-	-	-	-	-	-	-	35:28	23:16	11:4
	1	24	24	422	-	-		-	-		-	-		23:16	11:4	
	1	12	12	Y-Only	-			-			-			11:4		

Table 25: Pixel Mapping Examples on AXI4-Stream Interface (UG934-Compliant Mode)
(cont'd)

MAX_BPC	LANES	Pixel Width	Interface Width	Video Sampling Mode	Pixel 3			Pixel 2			Pixel 1			Pixel 0		
16	4	48	192	444	191:184	175:168	159:152	143:136	127:120	111:104	95:88	79:72	63:56	47:40	31:24	15:8
	4	32	128	422	127:120	111:104		95:88	79:72		63:56	47:40		31:24	15:8	
	4	16	64	Y-Only	63:56			47:40			31:24			15:8		
	2	48	96	444	-	-	-	-	-	-	95:88	79:72	63:56	47:40	31:24	15:8
	2	32	64	422	-	-		-	-		63:56	47:40		31:24	15:8	
	2	16	32	Y-Only	-			-			31:24			15:8		
	1	48	48	444	-	-	-	-	-	-	-	-	-	47:40	31:24	15:8
	1	32	32	422	-	-		-	-		-	-		31:24	15:8	
	1	16	16	Y-Only	-			-			-			15:8		

Notes:

1. Video BPC is 8.

Pixel Mapping on Native Video Interface


The primary interface for user image data has been modeled on the industry standard for display timing controller signals. The port list consists of video timing information encoded in a vertical and horizontal sync pulse and data valid indicator. These single bit control lines frame the active data and provide flow control for the AXI4-Stream video.

Vertical timing is framed using the vertical sync pulse which indicates the end of frame $N - 1$ and the beginning of frame N . The vertical back porch is defined as the number of horizontal sync pulses between the end of the vertical sync pulse and the first line containing active pixel data. The vertical front porch is defined as the number of horizontal sync pulses between the last line of active pixel data and the start of the vertical sync pulse. When combined with the vertical back porch and the vertical sync pulse width, these parameters form what is commonly known as the vertical blanking interval.

At the trailing edge of each vertical sync pulse, the user data interface resets key elements of the image datapath. This provides for a robust user interface that recovers from any kind of interface error in one vertical interval or less.

The following figure shows the typical signaling of a full frame of data.


Figure 14: User Interface Vertical Timing



Similarly, the horizontal timing information is defined by a front porch, back porch, and pulse width. The porch values are defined as the number of clocks between the horizontal sync pulse and the start or end of active data. Pixel data is only accepted into the image data interface when the data valid flag is active-High. The following figure is an enlarged version of the previous figure, giving more details on a single scan line. The horizontal sync pulse should be used as a line advance signal. Use the rising edge of this signal to increment the line count.


Note: Data Valid might toggle if using a fast clock. Also, Data Valid signal might remain asserted for the duration of a scan line. Dropping the valid signal might result in improper operation.

Figure 15: User Interface Horizontal Timing



In the two-dimensional image plane, these control signals frame a rectangular region of active pixel data within the total frame size. This relationship of the total frame size to the active frame size is shown in here.

Figure 16: Active Image Data



The User Data interface can accept one, two, or four pixels per clock cycle. The `vid_pixel` width is always 48 bits, regardless if all bits are used. For pixel mappings that do not require all 48 bits, the convention used for this core is to occupy the MSB bits first and leave the lower bits either untied or driven to zero.

Pixel Mapping Examples on the User Data Interface

The following table shows the correct mapping for all supported data formats.

Table 26: Pixel Mapping Examples on the User Data Interface

Format	BPC/BPP	R	G	B	Cr	Y	Cb	Cr/Cb	Y
RGB	6/18	[47:42]	[31:26]	[15:10]	-	-	-	-	-
RGB	8/24	[47:40]	[31:24]	[15:8]	-	-	-	-	-
RGB	10/30	[47:38]	[31:22]	[15:6]	-	-	-	-	-
RGB	12/36	[47:36]	[31:20]	[15:4]	-	-	-	-	-
RGB	16/48	[47:32]	[31:16]	[15:0]	-	-	-	-	-

Table 26: Pixel Mapping Examples on the User Data Interface (cont'd)

Format	BPC/BPP	R	G	B	Cr	Y	Cb	Cr/Cb	Y
YCrCb444	6/18	-	-	-	[47:42]	[31:26]	[15:10]	-	-
YCrCb444	8/24	-	-	-	[47:40]	[31:24]	[15:8]	-	-
YCrCb444	10/30	-	-	-	[47:38]	[31:22]	[15:6]	-	-
YCrCb444	12/36	-	-	-	[47:36]	[31:20]	[15:4]	-	-
YCrCb444	16/48	-	-	-	[47:32]	[31:16]	[15:0]	-	-
YCrCb422	8/16	-	-	-	-	-	-	[47:40]	[31:24]
YCrCb422	10/20	-	-	-	-	-	-	[47:38]	[31:22]
YCrCb422	12/24	-	-	-	-	-	-	[47:36]	[31:20]
YCrCb422	16/32	-	-	-	-	-	-	[47:32]	[31:16]
YONLY	8/8	-	-	-	-	-	-	-	[47:40]
YONLY	10/10	-	-	-	-	-	-	-	[47:38]
YONLY	12/12	-	-	-	-	-	-	-	[47:36]
YONLY	16/16	-	-	-	-	-	-	-	[47:32]

Notes:

- For a YCrCb 4:2:2, the input follows YCr, YCb, YCr, YCb, and so on. This means Cr and Cb are mapped to the same bits on the video input ports of the source core. The source core expects YCb first, followed by YCr.

Selecting the Pixel Interface

To determine the necessary pixel interface to support a specific resolution, it is important to know the active resolution and blanking information.

Note: In a quad pixel interface, if the resolution is not divisible by four, you should add zeros at the end of frame, over the video interface pixel data.

For example, to support an active resolution of $2560 \times 1600 @ 60$, there are two possible blanking formats: Normal Blanking and Reduced Blanking, as defined by the VESA standard.

$2560 \times 1600 @ 60 + \text{Blanking} = 3504 \times 1658 @ 60$ requires a pixel clock of 348.58 MHz

$2560 \times 1600 @ 60 + \text{Reduced Blanking} = 2720 \times 1646 @ 60$ requires a Pixel clock of 268.63 MHz

Assuming a pixel clock of 150 MHz and a dual pixel interface:

$2560 \times 1600 @ 60 + \text{Blanking} = 3504 \times 1658 @ 60 = 348.58 \text{ MHz}$

$348.58 \text{ MHz} / 2 = 172.28 \text{ MHz}$


$2560 \times 1600 @ 60 + \text{Reduced Blanking} = 2720 \times 1646 @ 60 = 268.63 \text{ MHz}$

$268.63 \text{ MHz} / 2 = 134.31 \text{ MHz}$

With a dual pixel interface, the DisplayPort 1.4 TX Subsystem IP can support 2560×1600 only if there is a Reduced Blanking input. If full Blanking support is needed, then a four pixel interface should be used.


The following figures show timing diagrams for the three pixel interface options.

Figure 17: Single Pixel Timing




X21131-091818

Figure 18: Dual Pixel Timing



X21572-091818

Figure 19: Quad Pixel Timing



X21573-091818

AXI4-Stream Interface Color Mapping

This table shows the color mapping for the AXI4-Stream interface and this complies with the guidelines in the *AXI4-Stream Video IP and System Design Guide* (UG934).

Table 27: AXI4-Stream Interface Data Mapping

	AXI4-Stream Interface											
	Pixel 3			Pixel 2			Pixel 1			Pixel 0		
	Comp3	Comp2	Comp1	Comp3	Comp2	Comp1	Comp3	Comp2	Comp1	Comp3	Comp2	Comp1
RGB	R	B	G	R	B	G	R	B	G	R	B	G
YCbCr444	Cr	Cb	Y	Cr	Cb	Y	Cr	Cb	Y	Cr	Cb	Y
YCbCr422	-	Cr/Cb	Y	-	Cr/Cb	Y	-	Cr/Cb	Y	-	Cr/Cb	Y
Y-Only	-	-	Y	-	-	Y	-	-	Y	-	-	Y

Notes:

- For component widths, see the Pixel Mapping Examples on AXI4-Stream Interface.

Related Information

[Pixel Mapping Examples on AXI4-Stream Interface](#)

Clocking

This section describes the link clock (`tx_lnk_clk`) and the video clock (`tx_vid_clk_stream1`). The AXI4-Stream to Video Bridge can handle asynchronous clocking. The value is based on the Consumer Electronics Association (CEA)/VESA Display Monitor Timing (DMT) standard for given video resolutions.

The `tx_lnk_clk` is a link clock input to the DisplayPort 1.4 TX Subsystem generated by the Video PHY (GT). The frequency of `tx_lnk_clk` is <link_rate>/20 MHz for 16-bit interface.

The `hdcp_ext_clk` input has to be driven from external MMCM where it has a frequency requirement of $\text{hdcp_ext_clk} = \text{tx_lnk_clk}/2$ MHz.

In native mode, the TX video clock value is based on the Consumer Electronics Association (CEA)/VESA Display Monitor Timing (DMT) standard for given video resolutions.

The core uses six clock domains:

- **lnk_clk:** The `txoutclk` from the Video PHY is connected to the TX subsystem link clock. Most of the core operates in the link clock domain. This domain is based on the `lnk_clk_p/n` reference clock for the transceivers. The link rate switching is handled by a DRP state machine in the core PHY later. When the lanes are running at 2.7 Gb/s, `lnk_clk` operates at 135 MHz. When the lanes are running at 1.62 Gb/s, `lnk_clk` operates at 81 MHz. When the lanes are running at 5.4 Gb/s, `lnk_clk` operates at 270 MHz. When the lanes are running at 8.1 Gb/s, `lnk_clk` operates at 405 MHz.

Note: $\text{lnk_clk} = \text{link_rate}/20$, when the GT data width is 16 bits.

- **vid_clk:** This is the primary user interface clock. It has been tested to run as fast as 150 MHz, which accommodates to a screen resolution of 2560×1600 when using two-wide pixels and larger when using the four-wide pixels. Based on the DisplayPort Standard, the video clock can be derived from the link clock using `mvid` and `nvid`.
- **s_axi_aclk:** This is the processor domain. It has been tested to run as fast as 135 MHz. The AUX clock domain is derived from this domain, but requires no additional constraints. In UltraScale™ FPGA, `s_axi_aclk` clock is connected to a free-running clock input. `gtwiz_reset_clk_freerun_in` is required by the reset controller helper block to reset the transceiver primitives. A new GUI parameter is added for AXI_Frequency, when the DisplayPort IP is targeted to UltraScale FPGA. The requirement is $\text{s_axi_aclk} \leq \text{lnk_clk}$.
- **aud_clk:** This is the audio interface clock. The frequency will be equal to $512 \times \text{audio sample rate}$.
- **s_aud_axis_aclk:** This clock is used by the source audio streaming interface. This clock should be $= 512 \times \text{audio sample rate}$.

- **m_aud_axis_aclk:** This clock is used by the sink audio streaming interface. This clock should be = 512 × audio sample rate.

For more information on clocking, see the *Video PHY Controller LogiCORE IP Product Guide* (PG230).

Resets

The subsystem has one reset input for each of the AXI4-Lite, AXI4-Stream, and Video interfaces:

- **s_axi_aresetn:** Active-Low AXI4-Lite reset. This resets all the programming registers.
- **tx_vid_reset_stream1:** Active-High video pipe reset. For MST with four streams, there are four video resets.
- **s_axis_aresetn_stream1:** Active-Low AXI4-Stream interface reset. For MST with four streams, there are four resets corresponding to each stream.
- **m_aresetn_stream1:** Active-Low reset for streams one and two.

Address Map Example

The following table shows an example based on a subsystem base address of 0x44C0_0000 (19 bits). The DisplayPort 1.4 TX Subsystem requires a 19-bit address mapping, starting at an offset address of 0x00000.

This address map example is applicable when the TX subsystem is configured in the AXI4-Stream interface mode.

Table 28: Address Map Example

	SST	MST
DisplayPort 1.4 TX Core	0x44C0_0000	0x44C0_0000
VTC 0	0x44C0_1000	0x44C0_1000
VTC 1 (N = 2)	N/A	0x44C0_2000
VTC 1 (N = 3)	N/A	0x44C0_3000
VTC 1 (N = 4)	N/A	0x44C0_4000
HDCP Controller	0x44C0_2000	N/A
AXI Timer	0x44C0_3000	N/A

Design Flow Steps

This section describes customizing and generating the subsystem, constraining the subsystem, and the simulation, synthesis, and implementation steps that are specific to this IP subsystem. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* ([UG994](#))
- *Vivado Design Suite User Guide: Designing with IP* ([UG896](#))
- *Vivado Design Suite User Guide: Getting Started* ([UG910](#))
- *Vivado Design Suite User Guide: Logic Simulation* ([UG900](#))

Customizing and Generating the Subsystem

This section includes information about using Xilinx® tools to customize and generate the subsystem in the Vivado® Design Suite.

If you are customizing and generating the subsystem in the Vivado IP integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* ([UG994](#)) for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value, run the `validate_bd_design` command in the Tcl console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP subsystem using the following steps:

1. Select the IP from the IP catalog.
2. Double-click the selected IP or select the Customize IP command from the toolbar or right-click menu.


For details, see the *Vivado Design Suite User Guide: Designing with IP* ([UG896](#)) and the *Vivado Design Suite User Guide: Getting Started* ([UG910](#)).

Figures in this chapter are illustrations of the Vivado IDE. The layout depicted here might vary from the current version.

Subsystem Configuration Screen

The subsystem configuration screen is shown in the following figure.

Figure 20: Configuration Screen



- **Component Name:** The Component Name is used as the name of the top-level wrapper file for the core. The underlying netlist still retains its original name. Names must begin with a letter and must be composed from the following characters: a through z, 0 through 9, and "_". The name displayport_0 is used as internal module name and should not be used for the component name. The default is v_dp_txss1_0.
- **Mode:** Selects the desired resolution for the video stream out. Options are SST or MST.
- **PHY Data Width:** Selects the 16-bit GT data width.
- **Video Interface:** Selects the AXI4-Stream or native for the input video interface.
- **MST Streams:** Selects the maximum number of streams in MST mode.

- **Lane Count:** Selects the maximum number of lanes.
- **Bits Per Color:** Selects the desired maximum bit per component (BPC).
- **Enable HDCP:** Enables the HDCP encryption.
- **Enable Audio:** Enables the audio support.
- **Audio Channels:** Selects the number of audio channels.
- **AUX I/O Buffer location:** Selects the buffer location for AUX channel.

User Parameters

The following table shows the relationship between the fields in the Vivado® IDE and the user parameters (which can be viewed in the Tcl Console).

The line rate and pixel mode support in the DisplayPort 1.4 TX Subsystem is through software. Maximum pixel mode support is aligned to the lane count.

Table 29: User Parameters

Vivado IDE Parameter/Value	User Parameter/Value	Default Value
Mode	MODE	SST
PHY Data Width	PHY_DATA_WIDTH	16
Video Interface	VIDEO_INTERFACE	AXI4-Stream
MST Streams	NUM_STREAMS	1
Lane Count	LANE_COUNT	4
Bits Per Color	BITS_PER_COLOR	8
Enable HDCP	HDCP_ENABLE	0
Enable Audio	AUDIO_ENABLE	0
Number Of Audio Channels	AUDIO_CHANNELS	2
Pixel Mode	PIXEL_MODE	1/2/4 (Valid only in native mode)
AUX I/O Buffer Location	AUX_IO_LOC	Internal

Output Generation

For details, see the *Vivado Design Suite User Guide: Designing with IP* ([UG896](#)).

Constraining the Subsystem

Required Constraints

This section is not applicable for this IP subsystem.

Device, Package, and Speed Grade Selections

See IP Facts in the related information below for details about supported devices.

This section is not applicable for this IP subsystem.

Clock Frequencies

See Clocking for more details about clock frequencies. For more information on GT clocking, see the *Video PHY Controller LogiCORE IP Product Guide* ([PG230](#)).

Clock Management

This section is not applicable for this IP subsystem.

Clock Placement

This section is not applicable for this IP subsystem.

Banking

For more information on the specific banking constraints, see the *Video PHY Controller LogiCORE IP Product Guide* ([PG230](#)).

Transceiver Placement

For more information on the specific transceiver placement constraints, see the *Video PHY Controller LogiCORE IP Product Guide* ([PG230](#)).

I/O Standard and Placement

This section is not applicable for this IP subsystem.

AUX Channel

The *VESA DisplayPort Standard v1.4* ([VESA website](#)) describes the AUX channel as a bidirectional LVDS signal. For , hence there are no specific transceiver placement constraints. For more information on the specific transceiver placement constraints, see the 7 series designs, the core uses IOBUFDS (bidirectional buffer) as the default with the LVDS standard. You should design the board as recommended by the VESA DP Protocol Standard. For reference, see the example design XDC file.

For UltraScale+™ and UltraScale™ families supporting HR IO banks, use the following Source constraints:

```
set_property IOSTANDARD LVDS_25 [get_ports aux_tx_io_p]
set_property IOSTANDARD LVDS_25 [get_ports aux_tx_io_n]
```

For UltraScale+ and UltraScale families supporting HP IO banks, use the following Source constraints:

```
set_property IOSTANDARD LVDS [get_ports aux_tx_io_p]
set_property IOSTANDARD LVDS [get_ports aux_tx_io_n]
```

HPD

The HPD signal can operate in either a 3.3V or 2.5V I/O bank. By definition in the standard, it is a 3.3V signal.

For UltraScale+ and UltraScale families supporting HR IO banks, use the following constraints:

```
set_property IOSTANDARD LVCMOS25 [get_ports hpd];
```

For UltraScale+ and UltraScale families supporting HP IO banks, use the following constraints:

```
set_property IOSTANDARD LVCMOS18 [get_ports hpd];
```

Board design and connectivity should follow DisplayPort standard recommendations with proper level shifting.

Related Information

[IP Facts](#)

[Clocking](#)

Simulation

There is no example design simulation support for DisplayPort 1.4 TX Subsystem.

Synthesis and Implementation

For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* ([UG896](#)).

Example Design

Note: All example designs use the Inrevium DP1.4 FMC card.

This chapter contains step-by-step instructions for generating an Application Example Design from the DisplayPort 1.4 TX Subsystem by using the Vivado® Design Suite flow.



RECOMMENDED: For ZCU102/VCU118 (Revision 1.0 or later), you should set up a 1.8V setting after connecting the DisplayPort FMC. For details on the FMC voltage, see the [Related Information](#) link. For more information, see the [ZCU102 System Controller GUI Tutorial \(XTP433\)](#) (registration required) and the [VCU118 System Controller Tutorial \(XTP447\)](#) (registration required).

Related Information

[Setting the FMC Voltage to 1.8V](#)

Available Example Designs

The following table shows the example designs available for the TX and RX DisplayPort 1.4 subsystems.

Table 30: Available Example Designs

GT Type	Topology	Video PHY Config		Hardware	BPC	Processor
		(TXPLL)	(RXPLL)			
GTHE3	Pass-through without HDCP1.3 (1)	QPLL	CPLL	KCU105 + Inrevium DP1.4 FMC	8	MicroBlaze™
GTHE4	RX only	-	CPLL	ZCU102 + Inrevium DP1.4 FMC	10	R5
	TX only	QPLL	-	ZCU102 + Inrevium DP1.4 FMC	10	R5
	FB Pass-through without HDCP1.3	QPLL	CPLL	ZCU102 + Inrevium DP1.4 FMC	10	A53
	FB Pass-through with HDCP1.3	QPLL	CPLL	ZCU102 + Inrevium DP1.4 FMC	10	A53

Table 30: Available Example Designs (cont'd)


GT Type	Topology	Video PHY Config		Hardware	BPC	Processor
		(TXPLL)	(RXPLL)			
GTYE4	RX only	-	CPLL	VCU118 + Inrevium DP1.4 FMC	10	MicroBlaze
	TX only	QPLL	-	VCU118 + Inrevium DP1.4 FMC	10	MicroBlaze

Notes:


- Line rate is limited to 5.4 Gb/s for this example design.
- GT data width is 2 bytes.

Building the Example Design

- Open the Vivado Design Suite and click **Create Project**.



- In the **New Project** window, enter a **Project name**, **Project location**, and click **Next** up to the Board/Part selection window.



3. In the **Default Part** window, select the Board as per your requirement. Application Example Designs are available for KCU105, ZCU102, and VCU118.

Default Part

Choose a default Xilinx part or board for your project. This can be changed later.

Select:

☒ Parts
 ☐ Boards

Filter/ Preview

Vendor:

All

Display Name:

All

Board Rev:

Latest

Reset All Filters

Search:

Q-

Display Name	Vendor	Board Rev	Part
ZedBoard Zynq Evaluation and Development Kit	em.avnet.com	d	xc7z020clg484-1
Artix-7 AC701 Evaluation Platform	xilinx.com	1.1	xc7a200tbg676-2
Kintex-7 KC705 Evaluation Platform	xilinx.com	1.1	xc7k325tffg900-2
Kintex-UltraScale KCU105 Evaluation Platform	xilinx.com	1.0	xc7ku040-ffva1156-2-e
Kintex UltraScale+ KCU116 Evaluation Platform	xilinx.com	1.0	xc7ku5p-ffvb676-2-e
Kintex UltraScale KCU1500 Acceleration Development Board	xilinx.com	1.0	xc7ku115-flvb2104-2-e

Board Connectors

FMC_HPC

FMC_LPC

Target Connections


?

< Back

Next >

Finish

Cancel




4. Click **Finish**.


PG299 (v2.0) December 5, 2018
DisplayPort 1.4 TX Subsystem v2.0

Send Feedback


www.xilinx.com
75




- In the Flow Navigator window, click **Create Block Design (BD)**. Select a name for the Block Design and click **OK**.




6. Right-click **BD** and click **Add IP**. Search for DisplayPort 1.4 and select either the DisplayPort 1.4 Receiver Subsystem IP (for RX only (ZCU102, VCU118), Pass-through (KCU105, ZCU102) designs) or the DisplayPort 1.4 Transmitter Subsystem IP (for TX only (ZCU102, VCU118), or Pass-through (KCU105) designs).
7. Double-click the **IP** and go to the **Application Example Design** tab in the **Customize IP** window. Select the supported topology in the **Application Example Design** drop-down box. Click **OK** and **Save** the block design.




8. Right-click the **DisplayPort Subsystem** IP under Design source in the **Design** tab and click **Open IP Example Design**.




9. Choose **Example project directory** and click **OK**.




10. The following figure shows the Vivado IP integrator design. Choose the **Generate Bitstream**.




11. Export the hardware to SDK. Click **File** → **Export** → **Export Hardware**.




12. Ensure the **Include bitstream** is enabled and click **OK** (use the default **Export Location <Local to Project>**).




13. Click **File** → **Launch SDK**. Choose the SDK Workspace location. Keep the exported location default configuration (<Local to Project>).




14. The following figure shows an example of the launched Vivado SDK.




15. To create a Board Support Package (BSP), click **File** > **New** > **Board Support Package**. Enter the BSP **Project name**, click **Finish**, and then **OK**. For the ZCU102 board, ensure the target CPU is the Cortex™select *_kcu105select *_kcu105 R5_0 (psu_cortexr5_0).



16. Find the DisplayPort 1.4 RX/TX Subsystem driver in the `system.mss` file. If it is not already opened, open the file from the BSP in the **Project Explorer**. Click **Import Examples**.






17. Select the Example Application corresponding to your hardware:

- For the Pass-through KCU105 project, select the *_kcu105_dp14 option.
- For the RX only ZCU102 project, select the *_zcu102_dp14_rxonly option.
- For the TX- only ZCU102 project, select the *_zcu102_dp14_tx option.
- For the RX-only VCU118 project, select the *_vcu118_dp14_rx option
- For the TX-only VCU118 project, select the *_vcu118_dp14_txonly option.
- For the Passthrough ZCU102 with I2S audio interface project, select the *_zcu102_dp14_pt option.
- For the Passthrough ZCU102 with HDCP project, select the *_zcu102_dp14_pt_hdcp option.

18. The following figure shows the example application successfully built and ready to use.




Hardware Setup and Run

1. Connect the Tokyo Electron Device Limited (TED) TB-FMCH-VFMC-DP module to the HPC FMC connector on the KCU105 board or to the HPC0 connector on the ZCU102 or to the FMCP HSPC connector on the VCU118 depending on your design.
2. Connect a USB cable (Type A to mini B) from the host PC to the USB UART port on the KCU105 for serial communication. For the KCU105, ZCU102, or VCU118, use Type A to micro B type of USB cable.
3. Connect a JTAG USB Platform cable or a USB Type A to Micro B cable from the host PC to the board for programming bit and elf files.
4. For pass-through or TX-only applications, connect a DP cable from the TX port of the TED TB-FMCH-VFMC-DP module to a monitor, as shown in the following figure.
5. For pass-through or RX-only applications, connect a DP cable from the RX port of the TED TB-FMCH-VFMC-DP module to a DP source (GPU), as shown in the following figure.


Figure 21: KCU105 Board Setup



Figure 22: ZCU102 Board Setup




6. On the KCU105 set the mode pin to SW15:



X20381-062518

7. On the ZCU102 set the mode pin to SW6:




X19805-062518

8. Connect the power supply and power on the board.


9. Start an UART terminal program such as Tera Term or Putty with the following settings:
 - a. Baud rate = 115200 for KCU105/ZCU102, 9600 for VCU118
 - b. Data bits = 8
 - c. Parity = none
 - d. Stop bits = 1
 - e. Flow Control = none

Note: With the ZCU102 board, there are four COM ports available.


10. In the Vivado SDK, under the **Project Explorer**, right-click the application and click **Run As** → **Run Configurations**.




11. In the **Run Configurations** popup menu, right-click **Xilinx C/C++ application (System Debugger)** and click **New**.



12. In the **Target Setup** tab, ensure the Connection is set to **Local** and the **Reset entire system** and **Program FPGA** are enabled. If running the ZCU102, also ensure that **Run psu_init** and **PL Powerup** are enabled.




13. In the **Application** tab, ensure the application download is enabled and click **Run**.



Display User Console

In a Pass-Through application (KCU105), as soon as the application is executed, it checks if a Monitor is connected or not. If a monitor is already connected, then it starts up the following options as shown in the following figure to choose from (KCU105).

Figure 23: DisplayPort User Console



Selecting either `r` or `s` puts the system in Pass-Through mode, where the video received by the RX is forwarded to the TX. This configures the `vid_phy_controller` and sets up the DisplayPort for RX. If a DisplayPort Source (for example, GPU) is already connected to DisplayPort RX Subsystem, then it starts the training. Otherwise, the training starts when the cable is plugged in. As soon as the training is completed, the application starts the DisplayPort TX Subsystem. The video should be seen on the monitor after the TX is up. The previous figure shows the UART transcript. The transcript might differ based on the training done by the GPU.


Setting the FMC Voltage to 1.8V

To run the example design on the ZCU102 board, ensure that only one ZCU102 board is connected to the host PC. This tool does not work with multiple ZCU102 connected to the host PC. There is no UART selection in this tool. Also, the FMC voltage is set to 1.8V. If you forget to set the FMC voltage, the following symptoms might occur:

- Random AUX failures
- Training failures

To set the FMC VADJ voltage:

1. Connect the ZCU102 board from the host PC to the USB UART port and power up the board.
2. Open the ZCU102 SCUI tool and select the **FMC** tab.
3. On the **Set VADJ** tab, select the **Set VADJ to 1.8V**.



Note: The SCUI tool can only be used with one board per one PC. If there are more than two ZCU102 boards connected to a PC, then it does not work.

Note: The FMC voltage also has to be set to 1.8V on the VCU118 board. Follow the procedure above with the VCU118 SCUI to set the FMC voltage to 1.8V

Tested Equipment

The following table lists the tested equipment used with the example design.

Table 31: Sink Equipment

Sink Type	Brand Name	Model Name
Monitor	Acer	S277HKWMIDPP
Monitor	Dell	S2817
Monitor	Dell	UP3218K
Monitor	Dell	U3014T
Monitor	Dell	U2713
Monitor	LG	27UD68P
Monitor	LG	24UD58
Monitor	Asus	PQ321Q
Monitor	Samsung	LU28D590DS
Tester	Unigraf	UCD-323
Tester	Unigraf	UCD-400
Tester	Unigraf	DPR-100

Upgrading

There is no direct upgrade path due to the new retimer. Xilinx[®] recommends starting with a new design.

Frequently Asked Questions

Q. Can both RX and TX be used on the same GT quad for DisplayPort?

A. Yes. The Video PHY Controller supports the capability of performing both RX and TX on the GT quads. However, they cannot be different protocols.

Q. Does the Video PHY Controller support different protocols for RX and TX?

A. No. The Video PHY Controller must use the same protocol if both RX and TX is being used.

Q. I am having link training issues. What are some things that can be done to improve link training?

A. Perform the following:

1. Verify that all relevant ARs are taken into account.
2. Increase the AUX_DEFER value in register offset `0x004`.

Q. Does the Xilinx[®] subsystem support my resolution and frame rate?

A. DisplayPort should operate at any resolution and frame rate as long as the DisplayPort link is not oversubscribed. Use the following equation to determine if the custom resolution can be supported:

$$(H_{\text{Total}} \times V_{\text{Total}} \times \text{bits_per_component} \times \text{frame rate}) < (0.8 \times \text{link_lane} \times \text{num_lanes})$$

Driver Documentation

The driver documentation can be found at the [Xilinx GitHub](#) page.

Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

If the IP requires a license key, the key must be verified. The Vivado[®] design tools have several license checkpoints for gating licensed IP through the flow. If the license check succeeds, the IP can continue generation. Otherwise, generation halts with error. License checkpoints are enforced by the following tools:

- Vivado Synthesis
- Vivado Implementation
- `write_bitstream` (Tcl command)

Note: IP license level is ignored at checkpoints. The test confirms a valid license exists. It does not check IP license level.

Finding Help on Xilinx.com

To help in the design and debug process when using the subsystem, the [Xilinx Support web page](#) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

Documentation

This product guide is the main document associated with the subsystem. This guide, along with documentation related to all products that aid in the design process, can be found on the [Xilinx Support web page](#) or by using the Xilinx[®] Documentation Navigator. Download the Xilinx Documentation Navigator from the [Downloads page](#). For more information about this tool and the features available, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this subsystem can be located by using the Search Support box on the main [Xilinx support web page](#). To maximize your search results, use keywords such as:

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

Master Answer Record for the DisplayPort 1.4 TX Subsystem

AR [70295](#)

Technical Support

Xilinx provides technical support in the Xilinx Support web page for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the [Xilinx Support web page](#).

Debug Tools

There are many tools available to address TX design issues. It is important to know which tools are useful for debugging various situations.

Vivado Design Suite Debug Feature

The Vivado[®] Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx[®] devices.

The Vivado logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the *Vivado Design Suite User Guide: Programming and Debugging* ([UG908](#)).

Hardware Debug

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues. Xilinx[®] recommends having an external auxiliary channel analyzer to understand the transactions between the Source and Sink cores.

TX General Checks

- Check the DisplayPort Source is DisplayPort 1.4 compliant.
- Ensure you are using proper DisplayPort 1.4 certified cable which is tested to run at 8.1 Gb/s.
- Ensure that the Signal Integrity of the lines is as per the DisplayPort standards for the AUX, TX, and Clock Input lines.

Transmit – Training Issue

This section contains debugging steps for issues with the clock recovery or channel equalization at sink and if the Training Done is Low.

1. Try with a working sink such as the DisplayPort Analyzer sink device.
2. Use a DisplayPort 1.4 certified cable. Change the cable and check again.
3. Put a DisplayPort AUX Analyzer in the Transmit path and check if the various training stages match with those mentioned in Main Link Setup and Management.
4. Probe the `lnk_clk` output and check if the SI of the clock is within the Phase Noise mask of the respective GT.

5. Check status registers in the Video PHY Controller for Reset done (0x0020) and PLL lock Status (0x0018).

Related Information

[Main Link Setup and Management](#)

Transmit – Main Link Problem After Training

This section contains debugging steps if the monitor is not displaying video even after a successful training or if the monitor display is noisy and has many errors.

1. Perform a software reset on the register (0x01C) and check if the video is correct now.
2. Check if the MAIN_STREAM_ENABLE register is set to 1.
3. Ensure that the MSA parameters match the Video being sent by TX.
4. Check the video pixel clock generation. Ensure that the Video Clock is based on the resolution being sent.
5. Dump the DisplayPort source registers and compare against a working log.
6. Check the symbol and disparity errors in the Sink through the DPCD registers. This could be due to cable issue or PHY (GT) alignment issue.

Transmit – Audio

This section contains debugging steps for issues with audio communication.

1. Check if MAUD and NAUD registers are correctly programmed and `aud_clk` is calculated as expected to be $512 \times fs$.
2. Follow steps mentioned in Programming DisplayPort Source.
3. Check if the TX_AUDIO_CHANNELS register value matches with the input audio samples sent.
4. Check if the TX_AUDIO_INFO_DATA is correctly formatted as per CEA 861-C info frame specification.
5. Ensure all the inputs data bits of `s_axis_audio_ingress_tdata` and `s_axis_audio_ingress_tid` are correctly sent as per the format specified.

Related Information

[Programming DisplayPort Source](#)

Transmit – Misaligned Data

This section contains debugging steps for issues with data appearing to be misaligned or shifted on the monitor.

1. Check the EDID timings to verify they are within the CVT standard RB and RB2 reduced blanking resolutions.
2. Using EDID timings outside of the CVT standard can cause timing issues.

To fix this, define `VTC_ADJUST_FOR_BS_TIMING` in the `xdptxss_vtc.c`. This moves the BS symbol into the front porch to fix a swing in the BS timing caused by a non-standard CVT timing.

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx Support](#).

Documentation Navigator and Design Hubs

Xilinx[®] Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado[®] IDE, select **Help** → **Documentation and Tutorials**.
- On Windows, select **Start** → **All Programs** → **Xilinx Design Tools** → **DocNav**.
- At the Linux command prompt, enter `docnav`.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- On the Xilinx website, see the [Design Hubs](#) page.

Note: For more information on DocNav, see the [Documentation Navigator](#) page on the Xilinx website.

References

These documents provide supplemental material useful with this guide:

1. Video PHY Controller LogiCORE IP Product Guide ([PG230](#))
2. UltraFast Design Methodology Guide for the Vivado Design Suite ([UG949](#))
3. VESA DisplayPort Standard v1.4 ([VESA website](#))
4. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator ([UG994](#))
5. AXI4-Stream Video IP and System Design Guide ([UG934](#))
6. Vivado Design Suite User Guide: Designing with IP ([UG896](#))
7. Vivado Design Suite User Guide: Getting Started ([UG910](#))
8. Vivado Design Suite User Guide: Logic Simulation ([UG900](#))
9. ISE to Vivado Design Suite Migration Guide ([UG911](#))
10. Vivado Design Suite User Guide: Programming and Debugging ([UG908](#))
11. Vivado Design Suite User Guide: Implementation ([UG904](#))
12. Vivado Design Suite: AXI Reference Guide ([UG1037](#))
13. AXI4-Stream to Video Out LogiCORE IP Product Guide ([PG044](#))
14. Video Timing Controller LogiCORE IP Product Guide ([PG016](#))
15. HDCP 1.x Product Guide ([PG224](#))
16. AXI Timer LogiCORE IP Product Guide ([PG079](#))
17. ZCU102 System Controller GUI Tutorial ([XTP433](#)) (registration required)

Revision History

The following table shows the revision history for this document.

Section	Revision Summary
12/05/2018 v2.0	
MST Interface	Added MST interface ports
HDCP Key Interface	HDCP Ports added
Programming the Core in MST Mode	MST Programming added
Pixel Mapping Examples on AXI4-Stream Interface (UG934-Compliant)	UG934-compliant pixel mapping

Section	Revision Summary
04/04/2018 v1.0	
Initial Xilinx release.	N/A

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright 2018 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. The DisplayPort Icon is a trademark of the Video Electronics Standards Association, registered in the U.S. and other countries. All other trademarks are the property of their respective owners.