

LogiCORE IP SMPTE2022-5/6 Video over IP Receiver v2.1

Product Guide

PG033 December 18, 2012

Table of Contents

SECTION I: SUMMARY

IP Facts

Chapter 1: Overview

Feature Summary	8
Applications	8
Operating System Requirements	8
Licensing and Ordering Information	8

Chapter 2: Product Specification

Standards	9
Performance	9
Resource Utilization	10
Port Descriptions	15
Register Space	22

Chapter 3: Designing with the Core

Clocking	28
Resets	28
Memory Requirement	28

SECTION II: VIVADO DESIGN SUITE

Chapter 4: Customizing and Generating the Core

GUI	30
Output Generation.....	31

Chapter 5: Constraining the Core

Required Constraints	32
Device, Package, and Speed Grade Selections.....	32
Clock Frequencies	32
Clock Management	32
Clock Placement.....	33
Banking.....	33
Transceiver Placement	33
I/O Standard and Placement.....	33

SECTION III: ISE DESIGN SUITE

Chapter 6: Customizing and Generating the Core

GUI	35
Parameter Values in the XCO File.....	36
Output Generation.....	37

Chapter 7: Constraining the Core

Required Constraints	38
Device, Package, and Speed Grade Selections.....	38
Clock Frequencies	38
Clock Management	38
Clock Placement.....	39
Banking.....	39
Transceiver Placement	39
I/O Standard and Placement.....	39

Chapter 8: Detailed Example Design

SECTION IV: APPENDICES

Appendix A: Verification, Compliance, and Interoperability

 Hardware Testing 42

Appendix B: Migrating

Appendix C: Debugging

 Finding Help on Xilinx.com 44

 Interface Debug 46

Appendix D: Additional Resources

 Xilinx Resources 48

 References 48

 Technical Support 49

 Revision History 49

 Notice of Disclaimer 50

SECTION I: SUMMARY

IP Facts

Overview

Product Specification

Designing with the Core

Introduction

The Xilinx LogiCORE™ IP SMPTE2022-5/6 Video over IP Receiver is a module for broadcast applications that requires bridging between SMPTE video connectivity standards (SD/HD/3G-SDI) and 10Gb/s networks. The module is capable of recovering IP packets lost to network transmission errors and ensure the picture quality of uncompressed, high bandwidth professional video. The core is for developing internet protocol-based systems to reduce overall cost in broadcast facility for distribution and routing of audio video data.

Features

- Handle up to 8 channels of SD/HD/3G-SDI streams (3 for the case of 3G-SDI) according to SMPTE2022-6.
- Per stream basis Forward Error Correction (FEC) in accordance to SMPTE2022-5
- Supports Level A and Level B FEC operations
- Supports block-aligned and non block-aligned FEC operations
- Supports Virtual Local Area Network (VLAN)
- AXI4-Stream data interfaces
- AXI4-Lite control interface
- Configurable channel selection based on IP source address, User Datagram Protocol (UDP) destination port, and Real-time Transport Protocol (RTP) Synchronization Source (SSRC) identifier over AXI4-Lite interface
- Supports SD-SDI, HD-SDI, 3G-SDI Level-A, 3G-SDI Level-B single stream and 3G-SDI Level-B dual stream


LogiCORE IP Facts Table	
Core Specifics	
Supported Device Family ⁽¹⁾	Zynq™-7000, Virtex®-7, Kintex™-7, Virtex-6
Supported User Interfaces	AXI4-Lite, AXI4-Stream, AXI4
Resources	See Table 2-1 , Table 2-2 , Table 2-3 , Table 2-4 , Table 2-5 , Table 2-6 , and Table 2-7
Provided with Core	
Design Files	ISE®: NGC netlist Vivado™: Encrypted HDL
Example Design	XAPP590
Test Bench	Not Provided
Constraints File	Not Provided
Simulation Model	VHDL or Verilog Structural
Supported S/W Driver	N/A
Tested Design Flows ⁽²⁾	
Design Entry	ISE Design Suite v14.4 Vivado Design Suite v2012.4 ⁽³⁾
Simulation	Mentor Graphics ModelSim
Synthesis	Xilinx Synthesis Technology (XST) Vivado Synthesis
Support	
Provided by Xilinx @ www.xilinx.com/support	

Notes:

1. For a complete listing of supported devices, see the [release notes](#) for this core.
2. For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide](#).
3. Supports only 7 series devices.

Overview

As broadcast and communications markets converge, and the use of IP networks for transport of video streams becomes more attractive to broadcasters and telecommunication companies alike, the adoption of 10 Gb/s Ethernet for the transmission of multiple uncompressed Serial Digital Interface (SDI) streams is becoming a major customer requirement. The industry is primarily looking at the SMPTE2022 set of standards to create an open and interoperable way of connecting video over 10GbE equipment together and ensuring that Quality of Service (QoS) is high and packet loss is kept to a minimum or recovered through FEC. As shown in [Figure 1-1](#), high bit rate SMPTE2022-5/6 is aimed at contribution networks (for example, between broadcast center and regional studio).



X12506

Figure 1-1: High Bit Rate SMPTE2022-5/6 between Broadcast Center and Local Studio

The core includes Forward Error Correction (FEC). FEC protects the video stream during transport of high-quality video over IP networks. With FEC, the transmitter adds systematically generated redundant data to its video. This carefully designed redundancy allows the receiver to detect and correct a limited number of packet errors occurring anywhere in the video without the need to ask the transmitter for additional video data.

These errors, in the form of lost video packets, can be caused by many reasons, from thermal noise to storage system defects and transmission noise introduced by the environment. FEC gives the receiver the ability to correct these errors without needing a reverse channel to request retransmission of data. In real time systems, the latency is too great to request a retransmission. The ability of Xilinx FPGAs to bridge the broadcast and the communications industries by performing highly integrated real-time video interfaces help broadcasters reduce costs as well as reduce the overall time it takes to acquire, edit and produce content. Now that video can be reliably delivered over 10 Gb/s Ethernet (10GbE), broadcasters can replace some of the expensive mobile infrastructures supporting outside live broadcasts, as well as enable remote production from existing fixed studio set ups, which dramatically reduces both capital expenditure and operating expenses.

Feature Summary

The core maps Ethernet packets into raw SD/HD/3G-SDI video streams and is capable of recovering IP packets lost to network transmission errors to ensure the highest picture quality of uncompressed, high bandwidth professional video.

The core support of VLAN comes from being able to operate seamlessly when receiving VLAN tagged Ethernet packets. You can configure and instantiate the core from the CORE Generator™ or the Vivado™ design tools. Core functionality can be controlled dynamically through an AXI4-Lite interface.

Applications

- Transport uncompressed high bandwidth professional video streams over IP networks
 - Support real-time audio/video applications such as contribution, primary distribution, and digital cinema
-

Operating System Requirements

For operating system requirements, see the [Xilinx Design Tools: Release Notes Guide](#).

Licensing and Ordering Information

This Xilinx LogiCORE™ IP module is provided under the terms of the [Xilinx Core License Agreement](#). The module is shipped as part of the Vivado Design Suite/ISE® Design Suite.



IMPORTANT: *For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. Contact your [local Xilinx sales representative](#) for information about pricing and availability.*

For more information, visit the [SMPTE2022-5/6 Video Over IP product web page](#).

Information about other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](#) page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).

Product Specification

Standards

The core is compliant with the AXI4, AXI4-Stream and AXI4-Lite interconnect standards. See the *Video IP: AXI Feature Adoption* section of the *AXI Reference Guide* ([UG761](#)) for additional information. The function of the core is compliant with SMPTE 2022-5/6 working draft.

Performance

The following sections detail the performance characteristics of the core.

Maximum Frequencies

The maximum achievable clock frequency can vary. The maximum achievable clock frequency and all resource counts can be affected by other tool options, additional logic in the FPGA, using a different version of Xilinx tools and other factors. See the resource utilization tables for device family specific information.

Resource Utilization

Resources required for the this core have been estimated for the devices shown in [Table 2-1](#), [Table 2-2](#), [Table 2-3](#), [Table 2-4](#), [Table 2-5](#), [Table 2-6](#), and [Table 2-7](#). These values were generated using Xilinx CORE Generator™ tools, v14.4. They are derived from post-synthesis reports, and might change during MAP and PAR.

ISE Design Suite Resource Utilization Data

Table 2-1: Resource Utilization for Virtex-7 Families

SDI Channel Number	FEC Include	FFs	LUTs	Slices	LUT FF Pairs	36k BRAM	18k BRAM
1	0	7994	5869	2928	9802	14	3
2	0	10673	8331	3942	13234	21	5
3	0	13368	9697	4898	16358	28	7
4	0	16046	10574	5795	19557	35	9
5	0	18721	13639	7417	24273	42	11
6	0	21417	13851	7711	25786	49	13
7	0	24053	15003	9487	30539	56	15
8	0	26723	15518	9845	32582	63	17
1	1	11524	8654	4047	13470	44	7
2	1	14755	11643	5966	18597	51	11
3	1	17934	13670	6375	21355	72	15
4	1	21055	14788	7019	24325	79	22
5	1	24353	18552	10023	31544	114	28
6	1	27469	19706	10020	33161	121	33
7	1	30730	21267	12060	39081	128	38
8	1	33815	20955	13566	42385	135	43

Table 2-2: Resource Utilization for Kintex-7 Families

SDI Channel Number	FEC Include	FFs	LUTs	Slices	LUT FF Pairs	36k BRAM	18k BRAM
1	0	7994	5932	2700	9432	14	3
2	0	10673	8338	3843	13081	21	5
3	0	13368	9814	4521	15756	28	7
4	0	16046	10938	5219	18574	35	9
5	0	18721	14106	6595	22887	42	11
6	0	21417	14250	7155	24859	49	13
7	0	24053	15609	8738	29470	56	15
8	0	26723	15179	9835	32930	63	17
1	1	11524	8696	3811	13146	44	7
2	1	14755	11922	5292	17660	51	11
3	1	17934	13731	6093	21031	72	15
4	1	21055	14819	7095	24287	79	22
5	1	24353	18973	8756	30076	114	28
6	1	27469	19900	9406	32418	121	33
7	1	30730	21791	11210	37872	128	38
8	1	33815	21963	11829	40381	135	43

Table 2-3: Resource Utilization for Zynq-7000 Families

SDI Channel Number	FEC Include	FFs	LUTs	Slices	LUT FF Pairs	36k BRAMs	18k BRAMs
1	0	7980	5789	2548	9098	14	3
2	0	10664	8166	3651	12674	21	5
3	0	13385	9822	4551	15706	28	7
4	0	16049	10738	5502	18987	35	9
5	0	18744	13906	6810	23437	42	11
6	0	21417	14358	7038	24759	49	13
7	0	24053	15177	9181	30129	56	15
8	0	26715	15073	9790	32571	63	17
1	1	11545	8484	3948	13283	44	7
2	1	14729	11513	5263	17605	51	11
3	1	17955	13689	6178	21073	72	15
4	1	21048	14712	6963	24105	79	22
5	1	24313	18750	8990	30164	114	28
6	1	27531	19526	9586	32562	121	33
7	1	30642	21422	11479	37893	128	38
8	1	33810	21384	12391	41181	135	43

Table 2-4: Resource Utilization for Virtex-6 Families (6vcx130t Speed -1)

SDI Channel Number	FEC Include	FFs	LUTs	Slices	LUT FF Pairs	36k BRAMs	18k BRAMs
1	0	7976	5992	3290	9427	14	3
2	0	10669	8660	3874	12228	21	5
3	0	13379	9745	6335	16934	28	7
4	0	16040	11251	6087	18338	35	9
5	0	18720	13606	8653	23994	42	11
6	0	21379	14600	7840	24255	49	13
7	0	24045	15682	9575	28973	56	15
8	0	26757	17176	8669	29036	63	17
1	1	11537	8854	4443	12975	44	7
2	1	14714	12361	4794	15986	51	11
3	1	17911	13807	6637	20443	72	15
4	1	21049	15128	8027	24021	79	22
5	1	24339	19168	10749	30421	114	28
6	1	27505	19637	11717	33263	121	33
7	1	30669	21759	12681	37644	128	38
8	1	33821	24078	11531	37633	135	43

Vivado Design Suite Resource Utilization Data

Table 2-5: Resource Utilization for Virtex-7 Families

SDI Channel Number	FEC Include	FFs	LUTs	Slices	LUT-FF pairs	36k BRAMs	18k BRAMs
1	0	8116	7487	2998	9600	14	2
2	0	10921	9305	3964	12454	21	3
3	0	13709	11021	4502	14833	28	4
4	0	16476	11760	5583	17666	35	5
5	0	19262	14129	6617	20876	42	6
6	0	22032	15234	8366	24931	49	7
7	0	24804	17668	9064	26960	56	8
8	0	27564	17095	9125	28906	63	9
1	1	11759	10269	4113	13067	44	6
2	1	15056	12609	5202	16571	51	9
3	1	18363	14997	6430	20368	72	12
4	1	21612	16120	7870	23815	79	15
5	1	24870	19284	9354	27992	114	23
6	1	28110	20802	10631	32109	121	21
7	1	31361	23638	11779	34864	128	24
8	1	34600	23443	12053	37195	135	27

Table 2-6: Resource Utilization for Kintex-7 Families

SDI Channel Number	FEC Include	FFs	LUTs	Slices	LUT-FF pairs	36k BRAMs	18k BRAMs
1	0	8116	7479	2942	9531	14	2
2	0	10921	9311	3839	12394	21	3
3	0	13709	11032	5069	15590	28	4
4	0	16476	11760	5659	17681	35	5
5	0	19262	14134	6939	21272	42	6
6	0	22032	15240	8215	24441	49	7
7	0	24804	17675	9366	27496	56	8
8	0	27564	17080	9457	29210	63	9
1	1	11759	10270	4074	13064	44	6
2	1	15056	12614	5464	16750	51	9
3	1	18363	15003	6362	20051	72	12
4	1	21612	16134	7434	23205	79	15
5	1	24870	19299	9238	27594	114	23
6	1	28110	20799	10365	31713	121	21
7	1	31361	23625	11147	34391	128	24
8	1	34600	23424	11877	37153	135	27

Table 2-7: Resource Utilization for Zynq-7000 Families

SDI Channel Number	FEC Include	FFs	LUTs	Slices	LUT-FF pairs	36k BRAMs	18k BRAMs
1	0	8116	7486	3176	9743	14	2
2	0	10921	9312	3749	12169	21	3
3	0	13709	11033	4801	15232	28	4
4	0	16476	11754	5576	17739	35	5
5	0	19262	14129	6926	21252	42	6
6	0	22032	15227	7801	24393	49	7
7	0	24804	17671	9020	27021	56	8
8	0	27564	17097	9324	29141	63	9
1	1	11759	10269	4102	13105	44	6
2	1	15056	12607	5144	16558	51	9
3	1	18363	15006	6749	20614	72	12
4	1	21612	16147	7913	23625	79	15
5	1	24870	19289	9099	27607	114	23
6	1	28110	20785	10282	31695	121	21
7	1	31361	23657	12021	35388	128	24
8	1	34600	23442	12694	38136	135	27

Port Descriptions

The core uses industry-standard control and data interfaces to connect to other system components. The following sections describe the various interfaces available with the core. [Figure 2-2](#) shows an I/O Diagram of the core. The SDI_TX interface pins depend on the number of channels configured through the GUI.




Figure 2-2: SMPTE2022-5/6 Video over IP Receiver Core Top Level Signaling Interface

General Interface

[Table 2-8](#) summarizes the signals which are either shared by or are not part of the dedicated SDI, AXI4-Stream, AXI4, or AXI4-Lite control interfaces.

Table 2-8: General Interface Signals

Signal Name	Direction	Width	Description
eth_rst	In	1	Ethernet domain reset.
eth_clk	In	1	156.25Mhz Ethernet clock.
sys_rst	In	1	System domain reset.
sys_clk	In	1	200MHz system clock.
interrupt	Out	1	Reserved
soft_reset	Out	1	Core reset from the control register

AXI4 Memory Interface

The core uses an AXI4 interface to connect to the AXI4 interconnect. The AXI4 Interconnect provides the access to the external memory through the AXI Double Data Rate (DDR) controller. See the *LogiCORE IP AXI Interconnect Product Guide* ([PG059](#)) for more information.

Table 2-9: AXI4 Memory Interface Signals

Signal Name	Direction	Width	Description
m0_axi_awid	Out	1	Write Address Channel Transaction ID
m0_axi_awaddr	Out	32	Write Address Channel Address
m0_axi_awlen	Out	8	Write Address Channel Burst Length code
m0_axi_awsz	Out	3	Write Address Channel Transfer Size code
m0_axi_awburst	Out	2	Write Address Channel Burst Type
m0_axi_awlock	Out	2	Write Address Channel Atomic Access Type
m0_axi_awcache	Out	4	Write Address Channel Cache Characteristics
m0_axi_awprot	Out	3	Write Address Channel Protection Bits
m0_axi_awqos	Out	4	Write Address Channel Quality of Service
m0_axi_awvalid	Out	1	Write Address Channel Valid
m0_axi_awready	In	1	Write Address Channel Ready
m0_axi_wdata	Out	256	Write Data Channel Data
m0_axi_wstrb	Out	32	Write Data Channel Data Byte Strobes
m0_axi_wlast	Out	1	Write Data Channel Last Data Beat
m0_axi_wvalid	Out	1	Write Data Channel Valid
m0_axi_wready	In	1	Write Data Channel Ready
m0_axi_bid	In	1	Write Response Channel Transaction ID
m0_axi_bresp	In	2	Write Response Channel Response Code
m0_axi_bvalid	In	1	Write Response Channel Valid
m0_axi_bready	Out	1	Write Response Channel Ready
m0_axi_arid	Out	1	Read Address Channel Transaction ID
m0_axi_araddr	Out	32	Read Address Channel Address
m0_axi_arlen	Out	8	Read Address Channel Burst Length code
m0_axi_arsz	Out	3	Read Address Channel Transfer Size code
m0_axi_arburst	Out	2	Read Address Channel Burst Type

Table 2-9: AXI4 Memory Interface Signals (Cont'd)

Signal Name	Direction	Width	Description
m0_axi_arlock	Out	2	Read Address Channel Atomic Access Type
m0_axi_arcache	Out	4	Read Address Channel Cache Characteristics
m0_axi_arprot	Out	3	Read Address Channel Protection Bits
m0_axi_arqos	Out	4	AXI4 Read Address Channel Quality of Service
m0_axi_arvalid	Out	1	Read Address Channel Valid
m0_axi_arready	In	1	Read Address Channel Ready
m0_axi_rid	In	1	Read Data Channel Transaction ID
m0_axi_rdata	In	256	Read Data Channel Data
m0_axi_rresp	In	2	Read Data Channel Response Code
m0_axi_rlast	In	1	Read Data Channel Last Data Beat
m0_axi_rvalid	In	1	Read Data Channel Valid
m0_axi_rready	Out	1	Read Data Channel Ready
m1_axi_awid	Out	1	Write Address Channel Transaction ID
m1_axi_awaddr	Out	32	Write Address Channel Address
m1_axi_awlen	Out	8	Write Address Channel Burst Length code
m1_axi_awsz	Out	3	Write Address Channel Transfer Size code
m1_axi_awburst	Out	2	Write Address Channel Burst Type
m1_axi_awlock	Out	2	Write Address Channel Atomic Access Type
m1_axi_awcache	Out	4	Write Address Channel Cache Characteristics
m1_axi_awprot	Out	3	Write Address Channel Protection Bits
m1_axi_awqos	Out	4	Write Address Channel Quality of Service
m1_axi_awvalid	Out	1	Write Address Channel Valid
m1_axi_awready	In	1	Write Address Channel Ready
m1_axi_wdata	Out	256	Write Data Channel Data
m1_axi_wstrb	Out	32	Write Data Channel Data Byte Strobes
m1_axi_wlast	Out	1	Write Data Channel Last Data Beat
m1_axi_wvalid	Out	1	Write Data Channel Valid
m1_axi_wready	In	1	Write Data Channel Ready
m1_axi_bid	In	1	Write Response Channel Transaction ID

Table 2-9: AXI4 Memory Interface Signals (Cont'd)

Signal Name	Direction	Width	Description
m1_axi_bresp	In	2	Write Response Channel Response Code
m1_axi_bvalid	In	1	Write Response Channel Valid
m1_axis_bready	Out	1	Write Response Channel Ready
m1_axi_arid	Out	1	Read Address Channel Transaction ID
m1_axi_araddr	Out	32	Read Address Channel Address
m1_axi_arlen	Out	8	Read Address Channel Burst Length code
m1_axi_arsize	Out	3	Read Address Channel Transfer Size code
m1_axi_arburst	Out	2	Read Address Channel Burst Type
m1_axi_arlock	Out	2	Read Address Channel Atomic Access Type
m1_axi_arcache	Out	4	Read Address Channel Cache Characteristics
m1_axi_arprot	Out	3	Read Address Channel Protection Bits
m1_axi_arqos	Out	4	AXI4 Read Address Channel Quality of Service
m1_axi_arvalid	Out	1	Read Address Channel Valid
m1_axi_arready	In	1	Read Address Channel Ready
m1_axi_rid	In	1	Read Data Channel Transaction ID
m1_axi_rdata	In	256	Read Data Channel Data
m1_axi_rresp	In	2	Read Data Channel Response Code
m1_axi_rlast	In	1	Read Data Channel Last Data Beat
m1_axi_rvalid	In	1	Read Data Channel Valid
m1_axi_rready	Out	1	Read Data Channel Ready
m2_axi_awid	Out	1	Write Address Channel Transaction ID
m2_axi_awaddr	Out	32	Write Address Channel Address
m2_axi_awlen	Out	8	Write Address Channel Burst Length code
m2_axi_awsiz	Out	3	Write Address Channel Transfer Size code
m2_axi_awburst	Out	2	Write Address Channel Burst Type
m2_axi_awlock	Out	2	Write Address Channel Atomic Access Type
m2_axi_awcache	Out	4	Write Address Channel Cache Characteristics
m2_axi_awprot	Out	3	Write Address Channel Protection Bits
m2_axi_awqos	Out	4	Write Address Channel Quality of Service

Table 2-9: AXI4 Memory Interface Signals (Cont'd)

Signal Name	Direction	Width	Description
m2_axi_awvalid	Out	1	Write Address Channel Valid
m2_axi_awready	In	1	Write Address Channel Ready
m2_axi_wdata	Out	256	Write Data Channel Data.
m2_axi_wstrb	Out	32	Write Data Channel Data Byte Strobes
m2_axi_wlast	Out	1	Write Data Channel Last Data Beat
m2_axi_wvalid	Out	1	Write Data Channel Valid
m2_axi_wready	In	1	Write Data Channel Ready
m2_axi_bid	In	1	Write Response Channel Transaction ID
m2_axi_bresp	In	2	Write Response Channel Response Code
m2_axi_bvalid	In	1	Write Response Channel Valid
m2_axi_bready	Out	1	Write Response Channel Ready

AXI4-Stream Slave Interface

See the *LogiCORE IP 10-Gigabit Ethernet MAC Product Guide* ([PG072](#)) for more information.

Table 2-10: AXI4-Stream Interface Signals

Signal Name	Direction	Width	Description
s_axis_aresetn	Out	1	AXI4-Stream active-Low reset for Receive path - 10 Gigabit Ethernet MAC (XGMAC)
s_axis_tdata[63:0]	In	64	AXI4-Stream Data from XGMAC
s_axis_tkeep[7:0]	In	8	AXI4-Stream Data Control from XGMAC
s_axis_tvalid	In	1	AXI4-Stream Data Valid from XGMAC
s_axis_tlast	In	1	AXI4-Stream signal from XGMAC indicating an end of packet
s_axis_tuser	In	1	AXI4-Stream User Sideband Interface from XGMAC <ul style="list-style-type: none"> 1 indicates that a good packet has been received. 0 indicates that a bad packet has been received.

Triple Rate SDI Interface

See the *LogiCORE IP Virtex-6 FPGA Triple-Rate SDI User Guide* ([UG823](#)) for more information.

Table 2-11: Triple Rate SDI Interface Signals

Signal Name	Direction	Width	Description
tx_rst	In	1	Reset.
tx_clk	In	1	Clock input. It must have a frequency of 74.25 MHz or 74.25/1.001 MHz for HD-SDI, 148.5 MHz or 148.5/1.001 MHz for 3G-SDI, and 148.5 MHz for SD-SDI mode.
tx_ce	Out	3	To tx_ce of Triple-Rate SDI
tx_din_rdy	Out	1	To tx_din_rdy of Triple-Rate SDI
tx_ds1a	Out	10	To tx_ds1a of Triple-Rate SDI
tx_ds1b	Out	10	To tx_ds1b of Triple-Rate SDI
tx_ds2a	Out	10	To tx_ds2a of Triple-Rate SDI
tx_ds2b	Out	10	To tx_ds2b of Triple-Rate SDI
tx_level_b_3g	Out	1	To tx_level_b_3g of Triple-Rate SDI
tx_mode	Out	1	To tx_mode of Triple-Rate SDI
tx_m	Out	1	In HD-SDI and 3G-SDI modes, this output indicates which bit rate is received. If this output is Low, it indicates a bit rate of 1.485 Gb/s in HD-SDI mode and 2.97 Gb/s in 3G-SDI mode. If this output is High, it indicates a bit rate of 1.485/1.001 Gb/s in HD-SDI mode and 2.97/1.001 Gb/s in 3G-SDI mode.

Ethernet Packets Received Interface

See the *SMPTE 2022-5/6* reference design for more information.

Table 2-12: Ethernet Packets Received Interface Signals

Signal Name	Direction	Width	Description
rx_rtp_pkt_rcv	Out	1	Pulse indicating receiving of RTP packets
rx_rtp_seq_num	Out	16	Sequence number of RTP packet received
rx_rtp_pkt_buffered	Out	16	Amount of RTP packets buffered
rx_rtp_pkt_transmit	Out	1	Pulse indicating consumption of RTP packet for SDI output
rx_vid_lock	Out	1	Indication of channel locking to certain video payload

AXI4-Lite Control Interface

The AXI4-Lite interface allows you to dynamically control parameters within the core. Core configuration can be accomplished using an embedded ARM® or soft system processor such as MicroBlaze™.

The core can be controlled through the AXI4-Lite interface using read and write transactions to the SMPTE2022-5/6 Video over IP Receiver register space.

The AXI4-Lite slave interface facilitates integrating the core into a processor system, or along with other video or AXI4-Lite compliant IP, connected through the AXI4-Lite interface to an AXI4-Lite master. See the *LogiCORE IP AXI Interconnect Product Guide* ([PG059](#)) for more information.

Table 2-13: AXI4-Lite Interface Signals

Signal Name	Direction	Width	Description
s_axi_aclk	In	1	AXI4-Lite clock
s_axi_aresetn	In	1	AXI4-Lite active-Low reset
s_axi_awaddr	In	9	AXI4-Lite Write Address Bus
s_axi_awvalid	In	1	AXI4-Lite Write Address Channel Write Address Valid
s_axi_wdata	In	32	AXI4-Lite Write Data Bus
s_axi_wstrb	In	4	AXI4-Lite Write Data Channel Data Byte Strobes
s_axi_wvalid	In	1	AXI4-Lite Write Data Channel Write Data Valid
s_axi_bready	In	1	AXI4-Lite Write Response Channel Ready. Indicates target is ready to receive response.
s_axi_araddr	In	9	AXI4-Lite Read Address Bus
s_axi_arvalid	In	1	AXI4-Lite Read Address Channel Read Address Valid
s_axi_rready	In	1	AXI4-Lite Read Data Channel Read Data Ready. Indicates target is ready to accept the read data.
s_axi_arready	Out	1	AXI4-Lite Read Address Channel Read Address Ready. Indicates target is ready to accept the read address.
s_axi_rdata	Out	32	AXI4-Lite Read Data Bus
s_axi_rresp	Out	2	AXI4-Lite Read Response Channel Response. Indicates results of the read transfer.
s_axi_rvalid	Out	1	AXI4-Lite Read Data Channel Read Data Valid
s_axi_wready	Out	1	AXI4-Lite Write Data Channel Write Data Ready. Indicates target is ready to accept the write data.
s_axi_bresp	Out	2	AXI4-Lite Write Response Channel. Indicates results of the write transfer.

Table 2-13: AXI4-Lite Interface Signals (Cont'd)

Signal Name	Direction	Width	Description
s_axi_bvalid	Out	1	AXI4-Lite Write Response Channel Response Valid. Indicates response is valid.
s_axi_awready	Out	1	AXI4-Lite Write Address Channel Write Address Ready.

Register Space

The SMPTE2022-5/6 Video over IP Receiver register space is partitioned to General and Channel specific registers. See the *SMPTE 2022-5/6* reference design for more information on register usage.

Table 2-14: AXI4-Lite Register Map

Address (hex)	Register Name	Access Type	Default Value	Register Description
General Registers				
0x000	CONTROL	R/W	0	Bit 0: Reserved Bit 1: Register update Bit 31-2: Reserved
0x004	RESET	R/W	0	Bit 0: Soft reset Bit 31-1: Reserved
0x030	CHANNEL	R/W	0	Bit 31-0: Access channel
0x03C	VERSION	R	0x02010000	Bit 7-0: Revision number Bit 11-8: Patch ID Bit 15-12: Version revision Bit 23-16: Version minor Bit 31-24: Version major
0x050	AXI_MM_ADDR_MSB	R/W	0	Bit 2-0: Most significant three bits of the 32-bit AXI memory map address to access the DDR through the AXI interconnect Bit 31-3: Reserved
0x0A0	NUM_CHAN	R	0	Bit 10-0: Number of channels Bit 31-11: Reserved

Table 2-14: AXI4-Lite Register Map (Cont'd)

Address (hex)	Register Name	Access Type	Default Value	Register Description
Channel Registers				
0x100	CHAN_EN	R/W	0	Bit 0: Channel Enable Bit 31-1: Reserved
0x110	FIREWALL_SEL	R/W	0	Bit 1- 0: Select which firewall parameters to be used to filter the Ethernet packets. "00"- dest_port, "01"- dest_port and src_ip, "10"- dest_port and ssrc, "11"- dest_port, src_ip and ssrc Bit 31-2: Reserved
0x114	DEST_PORT	R/W	0	Bit 15-0: UDP destination port Bit 31-16: Reserved
0x118	SSRC	R/W	0	Bit 31-0: Synchronization Source (SSRC) value
0x11C	SRC_IP_HOST_ADDR	R/W	0	Bit 31-0: Source IP address
0x12C	START_BUFFER_SIZE	R/W	0	Bit 31-0: The number of RTP packets to buffer before SDI playout
0x144	VID_SRC_FMT	R	0	Bit 31-0: Video source format value
0x148	VID_LOCK_PARAM	R	0	Bit 0: Video locked Bit 31-1: Reserved
0x154	FEC_L	R	0	Bit 9-0: L value Bit 31-10: Reserved
0x158	FEC_D	R	0	Bit 9-0: D value Bit 31-10: Reserved
0x15C	FEC_LOCK_PARAM	R	0	Bit 0: FEC locked Bit 1: FEC protect level. '0' - Level A, '1' - Level B. Bit 31-2: Reserved
0x160	PACKETS_BUFFERED	R	0	Bit 15-0: Number of RTP packets buffered
0x180	SDI_STATUS	R	0	Bit 0: Frame error Bit 31-1: Reserved

CONTROL (0x000) Register

Bit 1 of the CONTROL register is a write-done semaphore for the host processor, which facilitates committing all user register updates in the channel space simultaneously. One set of registers (the processor registers) is directly accessed by the processor interface, while the other set (the active set) is actively used by the core. New values written to the processor registers are copied over to the active set if and only if the register update bit is set. Setting the bit to 0 before updating multiple registers and then setting the bit to 1 when updates are completed ensures all channel space registers are updated simultaneously.

RESET (0x004) Register

Bit 0 is software reset. When high, all the other registers and the core are held at reset state.

CHANNEL (0x030) Register

Set the channel registers to access. All the channels share the same set of register address in the channel space.

VERSION (0x03C) Register

Bit fields of the register facilitate software identification of the exact version of the hardware peripheral incorporated into a system. The core driver can take advantage of this read-only value to verify that the software is matched to the correct version of the hardware.

NUM_CHAN (0x0A0) Register

This register indicates the number of channels in the design.

CHAN_EN (0x100) Register

Set high to turn on the channel operation.

FIREWALL_SEL (0x110) Register

Configures the channel to filter the Ethernet packets based on DEST_PORT, SSRC or SRC_IP_HOST_ADDR registers.

DEST_PORT (0x114) Register

Configures the UDP destination port, a parameter that is used to filter the Ethernet packets for the channel.

SSRC (0x118) Register

Configures the Synchronization Source identifier, a parameter that is used to filter the Ethernet packets for the channel.

SRC_IP_HOST_ADDR (0x11C) Register

Configures the source IP address, a parameter that is used to filter the Ethernet packets for the channel.

START_BUFFER_SIZE (0x12C) Register

Configures the latency of the output SDI based on the number of RTP packets to accumulate before starting.

VID_SRC_FMT (0x144) Register

This register contains the video payload identifier of the SDI video format received based on SMPTE 352M standard. It is valid when the video locked bit is high.

VID_LOCKED_PARAM (0x148) Register

Channel is locked to certain video source payload when video locked bit is high.

FEC_L (0x154) Register

This register contains the L value of FEC matrix. It is valid when FEC locked bit is high.

FEC_D (0x158) Register

This register contains the D value of FEC matrix. It is valid when FEC locked bit is high.

FEC_LOCKED_PARAM (0x15C) Register

FEC locked bit high indicates receiver has received FEC packets with certain L and D configuration.

FEC protection level bit indicates if the channel uses one FEC stream (Level A) or two FEC stream (Level B).

PACKETS_BUFFERED (0x160) Register

Read back on the number of packets currently being buffered in the external DDR memory.

SDI_STATUS (0x180) Register

Received incorrect amount of packets per frame when frame error bit is high. Reset the core to ensure proper operation.

Designing with the Core

The core is for broadcast applications that require bridging between SMPTE video connectivity standards SD/HD/3G-SDI and 10Gb/s Ethernet. The core takes in Ethernet packets encapsulated in accordance with SMPTE2022-5/6 and maps them in uncompressed SD/HD/3G-SDI streams to the Triple-Rate SDI core. It receives Ethernet packets through the AXI4-Stream interface from the 10 Gb/s Ethernet MAC. The core uses the AXI4 memory interface to transfer data between the core and external DDR memory. The register control interface is compliant with AXI4-Lite interface. See the XAPP590 [High Bit Rate Media Transport over IP Networks with Forward Error Correction](#) reference design for more information.




Figure 3-1: SMPTE2022-5/6 Video over IP Receiver System Built with other Xilinx IP Cores

Note: There is an option to include Forward Error Correction engine in the SMPTE2022-5/6 Video over IP Receiver core. Adding this will enable the receiver to recover IP packets lost to the network transmission errors and hence ensure the quality of the uncompressed video. However, it will increase the resource count in the FPGA as well as the usage of external memory.

Clocking

The core has three clock domains:

- SDI video clock domain
 - System clock domain recommended running at 200 MHz
 - Ethernet clock domain at 156.25 MHz for 10Gb/s bandwidth.
-

Resets

See the XAPP590 [High Bit Rate Media Transport over IP Networks with Forward Error Correction](#) reference design.

Memory Requirement

Table 3-1 shows tabulation of the amount of DDR memory required by the SMPTE2022-5/6 Video over IP Receiver core based on the number of channels instantiated in the design.

Table 3-1: Memory Requirement for the SMPTE2022-5/6 Video over IP Receiver Core

Number of Channels Instantiated	Size of DDR Memory Needed (MB)
1	128
2	256
3	384
4	512
5	320
6	384
7	448
8	512

SECTION II: VIVADO DESIGN SUITE

Customizing and Generating the Core

Constraining the Core

Customizing and Generating the Core

This chapter includes information on using Xilinx tools to customize and generate the core using the Vivado™ Design Suite. For more information about the Vivado Design Suite, see the [Vivado Design Suite - 2012.4 User Guides web page](#).

GUI

The core is configured to meet the developer's specific needs before instantiation through the Vivado design tools Graphical User Interface (GUI). This section provides a quick reference to parameters that can be configured at generation time.




Figure 4-1: Vivado tools Graphical User Interface

The GUI displays a representation of the IP symbol on the left side, and the parameter assignments on the right side, which are described as follows:

- **Component Name:** The component name is used as the base name of output files generated for the module. Names must begin with a letter and must be composed from characters: a to z, 0 to 9 and "_". The name v_smpte2022_56_rx cannot be used as a component name.
- **Number of SDI Channels:** Specifies the number of SDI channels.
- **Include Forward Error Correction engine:** When Yes is selected, SMPTE 2022-5 Forward Error Correction engine is generated in the core. The core is capable of recovering IP packets lost to network transmission errors.

Output Generation

The Vivado design tools generate the files necessary to build the core and places those files in the <project>/<project>.srcs/sources_1/ip/<core> directory. The Vivado design tools output consists of some or all of the following files.

Table 4-1: File Details

Name	Description
<component_name>	Library directory for the v_smpte2022_56_rx core that contains the encrypted source files.
<blk_mem_gen_v7_1>	Library directory for the helper core that contains the encrypted source files.
<blk_mem_gen_v7_2>	Library directory for the helper core that contains the encrypted source files.
<fifo_generator_v9_2>	Library directory for the helper core that contains the encrypted source files.
<component_name>.vho <component_name>.veo	The HDL template for instantiating the core.
<component_name>.xci	IP-XACT file describing which options were used to generate the core. An XCI file can also be used as a source file for designs created with Vivado Design Suite.
<component_name>.xml	IP-XACT XML file describing how the core is constructed so Vivado design tools can properly build the core.

Constraining the Core

This chapter contains information about constraining the core in the Vivado™ Design Suite.

Required Constraints

There are no required constraints for this core.

Device, Package, and Speed Grade Selections

There are no device, package or speed grade requirements for this core. This core has not been characterized for use in low-power devices.

Clock Frequencies

See [Maximum Frequencies in Chapter 2](#).

Clock Management

This core has three clock domains.

- SDI clock domain
- System clock domain recommended running at 200 MHz
- Ethernet clock domain at 156.25 MHz.

Clock Placement

There are no specific clock placement requirements for this core.

Banking

There are no specific Banking rules for this core.

Transceiver Placement

There are no transceiver placement requirements for this core.

I/O Standard and Placement

There are no specific I/O standards and placement requirements for this core.

SECTION III: ISE DESIGN SUITE

Customizing and Generating the Core

Constraining the Core

Detailed Example Design

Customizing and Generating the Core

This chapter includes information on using Xilinx tools to customize and generate the core in the ISE® Design Suite.

GUI

The core is configured to meet the developer's specific needs through the CORE Generator™ Graphical User Interface (GUI). This section provides a quick reference to parameters that can be configured at generation time.



Figure 6-1: Main GUI

The GUI displays a representation of the IP symbol on the left side, and the parameter assignments on the right side, which are described as follows:

- **Component Name:** The component name is used as the base name of output files generated for the module. Names must begin with a letter and must be composed from characters: a to z, 0 to 9 and "_". The name v_smpte2022_56_rx cannot be used as a component name.
- **Number of SDI Channels:** Select the number of SDI channels
- **Include Forward Error Correction engine:** When **Yes** is selected, SMPTE 2022-5 Forward Error Correction engine is generated in the core. The core is capable of recovering IP packets lost to network transmission errors.

Parameter Values in the XCO File

Table 6-1 defines valid entries for the Xilinx CORE Generator tool (XCO) parameters. Xilinx strongly suggests that XCO parameters are not manually edited in the XCO file; instead, use the CORE Generator system GUI to configure the core and perform range and parameter value checking. The XCO parameters are helpful in defining the interface to other Xilinx tools

Table 6-1: XCO Parameters

XCO Parameter	Default	Valid Value
component_name	smpte2022_56_voip_rx	ASCII text using characters: a..z, 0..9 and "_" starting with a letter. Note: "v_smpte2022_56_rx" is not allowed.
c_sdi_channels	1	1-8
c_include_fec	0	0, 1
c_chan_buf_size	14	13, 14
c_phy	0	0
c_sim_mode	0	0
c_debug_mode	0	0

Output Generation

The Xilinx CORE Generator tool for the SMPTE2022-5/6 Video over IP Receiver core outputs the core as a netlist that can be instantiated directly in an HDL design. The output is placed in the <project directory>.

Table 6-2: File Details

Name	Description
<component_name>_readme.txt	Readme file for the core
<component_name>.ngc	The netlist for the core
<component_name>.vho	The HDL template for instantiating the core
<component_name>.vhd	The structural simulation model for the core. It is used for functionally simulating the core.
<component_name>.xco	Log file from CORE Generator tool describing which options were used to generate the core. An XCO file can also be used as an input to the CORE Generator tool.
<component_name>_flist.txt	A text file listing all of the output files produced when the customized core was generated in the CORE Generator tool.
<component_name>.asy	IP symbol file.
<component_name>.gise <component_name>.xise	ISE design tools subproject files for use when including the core in ISE designs.

Constraining the Core

This chapter contains information about constraining the core in the ISE® Design Suite.

Required Constraints

There are no required constraints for this core.

Device, Package, and Speed Grade Selections

There are no device, package or speed grade requirements for this core. This core has not been characterized for use in low-power devices.

Clock Frequencies

See [Maximum Frequencies in Chapter 2](#).

Clock Management

This core has three clock domains.

- SDI clock domain
- System clock domain recommended running at 200 MHz
- Ethernet clock domain at 156.25 MHz.

Clock Placement

There are no specific clock placement requirements for this core.

Banking

There are no specific Banking rules for this core.

Transceiver Placement

There are no transceiver placement requirements for this core.

I/O Standard and Placement

There are no specific I/O standards and placement requirements for this core.

Detailed Example Design

No example design is available for the v2.1 core. See the XAPP590 [*High Bit Rate Media Transport over IP Networks with Forward Error Correction*](#) reference design for more information.

SECTION IV: APPENDICES

Verification, Compliance, and Interoperability

Migrating

Debugging

Additional Resources

Verification, Compliance, and Interoperability

Hardware Testing

The SMPTE2022-5/6 Video over IP Receiver core has been validated using Xilinx Virtex-6 FPGA Broadcast Connectivity Kit. See the XAPP590 [*High Bit Rate Media Transport over IP Networks with Forward Error Correction*](#) reference design for more information.

Migrating

See the *Vivado Design Suite Migration Methodology Guide* ([UG911](#)).

For more information about the Vivado Design Suite, see the [Vivado Design Suite - 2012.4 User Guides web page](#).

Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools. In addition, this appendix provides a step-by-step debugging process and a flow diagram to guide you through debugging the core.

The following topics are included in this appendix:

- [Finding Help on Xilinx.com](#)
- [Interface Debug](#)

Finding Help on Xilinx.com

To help in the design and debug process when using the core, the [Xilinx Support web page](http://www.xilinx.com/support) (www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for opening a Technical Support WebCase.

Documentation

This product guide is the main document associated with the core. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page (www.xilinx.com/support) or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the Design Tools tab on the Downloads page (www.xilinx.com/download). For more information about this tool and the features available, open the online help after installation.

Release Notes

Known issues for all cores, including this core are described in the [IP Release Notes Guide \(XTP025\)](#).

Known Issues

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records can be located by using the Search Support box on the main [Xilinx support web page](#). To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

Answer Record for the SMPTE2022-5/6 RX Core

See [47207](#). This web page provides links to Answer Records associated with this core.

Contacting Technical Support

Xilinx provides premier technical support for customers encountering issues that require additional assistance.

To contact Xilinx Technical Support:

1. Navigate to www.xilinx.com/support.
2. Open a WebCase by selecting the [WebCase](#) link located under Support Quick Links.

When opening a WebCase, include:

- Target FPGA including package and speed grade.
- All applicable Xilinx Design Tools and simulator software versions.
- Additional files based on the specific issue might also be required. See the relevant sections in this debug guide for guidelines about which files to include with the WebCase.

License Checkers

If the IP requires a license key, the key must be verified. The ISE® and Vivado™ design tools have several license check points for gating licensed IP through the flow. If the license check succeeds, the IP can continue generation. Otherwise, generation halts with error. License checkpoints are enforced by the following tools:

- ISE flow: XST, NgdBuild, Bitgen
- Vivado flow: Vivado Synthesis, Vivado Implementation, write_bitstream (Tcl command)

IMPORTANT: *IP license level is ignored at checkpoints. The test confirms a valid license exists. It does not check IP license level.*

If a Hardware Evaluation License is being used, the core will stop transmitting video after time out.

Interface Debug

AXI4-Lite Interfaces

Read from a register that does not have all 0s as a default to verify that the interface is functional. Output `s_axi_arready` asserts when the read address is valid, and output `s_axi_rvalid` asserts when the read data/response is valid. If the interface is unresponsive, ensure that the following conditions are met:

- The `S_AXI_ACLK` and `ACLK` inputs are connected and toggling.
- The interface is not being held in reset, and `S_AXI_ARESET` is an active-Low reset.
- The interface is enabled, and `s_axi_aclken` is active-High (if used).
- The main core clocks are toggling and that the enables are also asserted.
- If the simulation has been run, verify in simulation and/or a ChipScope™ debugging tool capture that the waveform is correct for accessing the AXI4-Lite interface.

AXI4-Stream Interfaces

If data is not being transmitted or received, check the following conditions:

- If transmit `<interface_name>_tready` is stuck low following the `<interface_name>_tvalid` input being asserted, the core cannot send data.
- If the receive `<interface_name>_tvalid` is stuck low, the core is not receiving data.
- Check that the `ACLK` inputs are connected and toggling.
- Check that the AXI4-Stream waveforms are being followed.
- Check core configuration.
- Add appropriate core specific checks.

Additional Resources

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at www.xilinx.com/support.

For a glossary of technical terms used in Xilinx documentation, see:

www.xilinx.com/company/terms.htm.

References

These documents provide supplemental material useful with this product guide. Unless otherwise noted, IP references are for the product documentation page.

1. Vivado™ Design Suite user documentation
(www.xilinx.com/cgi-bin/docs/rdoc?v=2012.4;t=vivado+docs)
2. AXI Reference Guide ([UG761](#))
3. LogiCORE IP 10-Gigabit Ethernet MAC Product Guide ([PG072](#))
4. LogiCORE IP Virtex-6 FPGA Triple-Rate SDI User Guide ([UG823](#))
5. Vivado Design Suite Migration Methodology Guide ([UG911](#))
6. LogiCORE IP AXI Interconnect Product Guide ([PG059](#))

Technical Support

Xilinx provides technical support at www.xilinx.com/support for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

See the *IP Release Notes Guide* ([XTP025](#)) for more information on this core. For each core, there is a master Answer Record that contains the Release Notes and Known Issues list for the core being used. The following information is listed for each version of the core:

- New Features
 - Resolved Issues
 - Known Issues
-

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
04/24/12	1.0	Initial Xilinx release.
07/25/12	2.0	Updated to core version 2.0. Added Vivado Design Suite material and support for Virtex-7 device.
10/16/12	2.0.1	Updated with memory requirements for the core.
12/18/12	2.1	<ul style="list-style-type: none">• Updated to core version 2.1.• Updated to ISE design tools 14.4 and Vivado Design Suite 2012.4.• Updated Debug appendix.• Updated design to support the latest SMPTE 2022-5/6 draft change.• Removed MAC_LOW_ADDR, MAC_HIGH_ADDR, and IP_HOST_ADDR registers.• Updated screen captures in Chapter 4 and Chapter 6.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

© Copyright 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. ARM is a registered trademark of ARM in the EU and other countries. All other trademarks are the property of their respective owners.