

LogiCORE IP Video Timing Controller v5.00.a

Product Guide

PG016 July 25, 2012

Table of Contents

SECTION I: SUMMARY

IP Facts

Chapter 1: Overview

Feature Summary	9
Applications	10
Unsupported Features	10
Licensing and Ordering Information	10

Chapter 2: Product Specification

Standards Compliance	11
Performance	11
Resource Utilization	12
Core Interfaces and Register Space	17

Chapter 3: Designing with the Core

Basic Architecture	38
Control Signals and Timing	39
Use Model	46
Clocking	47
Resets	47
Protocol Description	47

SECTION II: VIVADO DESIGN SUITE

Chapter 4: Customizing and Generating the Core

Graphical User Interface	50
Output Generation	52

Chapter 5: Constraining the Core

Required Constraints	54
Device, Package, and Speed Grade Selections	54
Clock Frequencies	54
Clock Management	54
Clock Placement	55
Banking	55
Transceiver Placement	55
I/O Standard and Placement	55

Chapter 6: Detailed Example Design

Demonstration Test Bench	56
Test Bench Structure	56
Running the Simulation	57
Directory and File Contents	57

SECTION III: ISE DESIGN SUITE

Chapter 7: Customizing and Generating the Core

Graphical User Interface	60
Parameter Values in the XCO File	64
Output Generation	66

Chapter 8: Constraining the Core

Required Constraints	68
Device, Package, and Speed Grade Selections	68
Clock Frequencies	68
Clock Management	68
Clock Placement	68
Banking	69
Transceiver Placement	69
I/O Standard and Placement	69

Chapter 9: Detailed Example Design

Demonstration Test Bench	70
Test Bench Structure	70
Running the Simulation	71
Directory and File Contents	71

SECTION IV: APPENDICES

Appendix A: Verification, Compliance, and Interoperability

Simulation	74
Hardware Testing	74

Appendix B: Migrating

Migrating to the AXI4-Lite Interface	76
Parameter Changes in the XCO File	76
Port Changes	77
Functionality Changes	78
Special Considerations when Migrating to AXI	78

Appendix C: Debugging

Bringing up the AXI4-Lite Interface	79
---	----

Appendix D: Application Software Development

Device Drivers	81
pCore API Functions	82

Appendix E: Additional Resources

Xilinx Resources	85
Solution Centers	85
References	85
Technical Support	86
Revision History	86
Notice of Disclaimer	86

SECTION I: SUMMARY

IP Facts

Overview

Product Specification

Designing with the Core

Introduction

The Xilinx LogiCORE™ IP Video Timing Controller core is a general purpose video timing generator and detector. The input side of this core automatically detects horizontal and vertical synchronization pulses, polarity, blanking timing and active video pixels. While on the output, it generates the horizontal and vertical blanking and synchronization pulses used with a standard video system including support for programmable pulse polarity. The core is commonly used with the Video in to AXI4-Stream core to detect the format and timing of incoming video data or with the AXI4-Stream to Video out core to generate outgoing video timing for downstream sinks such as a video monitor. The core is highly programmable through a comprehensive register set allowing control of various timing generation parameters. This programmability is coupled with a comprehensive set of interrupt bits which provides easy integration into a processor system for in-system control of the block in real-time. The Video Timing Controller is provided with an optional AXI4-Lite compliant interface.

Features

- Support for video frame sizes up to 8192 x 8192
- Direct regeneration of output timing signals with independent timing and polarity inversion
- Automatic detection and generation of horizontal and vertical video timing signals
- Support for multiple combinations of blanking or synchronization signals
- Automatic detection of input video control signal polarities

LogiCORE IP Facts Table	
Core Specifics	
Supported Device Family ⁽¹⁾	Zynq-7000 ⁽²⁾ , Artix-7, Virtex®-7, Kintex®-7, Virtex-6, Spartan®-6
Supported User Interfaces	AXI4-Lite ⁽³⁾
Resources	See Table 2-1 through Table 2-6.
Provided with Core	
Documentation	Product Guide
Design Files	ISE: NGC netlist, Encrypted HDL Vivado: Encrypted RTL
Example Design	Not Provided
Test Bench	Verilog ⁽⁴⁾
Constraints File	Not Provided
Simulation Models	VHDL or Verilog Structural
Supported Software Drivers	Not Applicable
Tested Design Flows ⁽⁶⁾	
Design Entry Tools	CORE Generator™ tool, Vivado™ Design Suite ⁽⁷⁾ , Platform Studio (XPS)
Simulation ⁽⁵⁾	Mentor Graphics ModelSim, Xilinx® ISim
Synthesis Tools	Xilinx Synthesis Technology (XST) Vivado Synthesis
Support	
Provided by Xilinx, Inc.	

1. For a complete listing of supported devices, see the [release notes](#) for this core.
2. Supported in ISE Design Suite implementations only.
3. Refer to the *Video IP: AXI Feature Adoption* section of [UG761 AXI Reference Guide](#).
4. HDL test bench and C-Model available on the product page on Xilinx.com at <http://www.xilinx.com/products/ipcenter/EF-DI-VID-TIMING.htm>.
5. For the supported versions of the tools, see the [ISE Design Suite 14: Release Notes Guide](#).
6. For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide](#).
7. Supports only 7 series devices.

- Support for detection and generation of horizontal delay of vertical blank/sync
- Programmable output video signal polarities
- Generation of up to 16 additional independent output frame synchronization signals Optional AXI4-Lite processor interface
- High number of interrupts and status registers for easy system control and integration

Overview

All video systems require management of video timing signals, which are used to synchronize a variety of processes. The Video Timing Controller serves the function of both detecting and generating these timing signals.

Figure 1-1 shows a typical video frame including timing signals.

Note: All signals are shown with active high polarity.




Figure 1-1: Example Video Frame and Timing Signals

A video frame can be completely described in terms of timing by only a few definitions. A video frame comprises active video and blanking periods. The vertical and horizontal synchronization signals describe the video frame timing, which includes active and blanking

data. In addition, the frame synchronization signals can be used to synchronize video data from one component to another within a video system. There are additional signals that can also be used to control the video system, such as a signal to differentiate valid chroma samples.

Video systems may utilize different combinations of blank, synchronization or active signals with various polarities to synchronize processing and control video data. The Video Timing Controller simplifies working with video timing signals by providing a highly programmable and flexible core that allows detection and generation of the various timing signals within a video system.

Feature Summary

The Video Timing Controller core supports the AXI4-Lite interface and a constant-mode interface. The AXI4-Lite interface allows the core to be easily incorporated into an EDK project. The Constant interface utilizes core parameters configurable by the Graphical User Interface (GUI) to setup the core for fixed-mode operation. These configurable options allow the Video Timing Controller core to be easily integrated with AXI4 based processor systems, with non-AXI4-compliant processors systems with some additional logic, and in systems without a processor.

The Video Timing Controller core supports detecting video frame sizes up to 8192 clocks by 8192 lines (including horizontal and vertical blanking). The Video Timing Controller core automatically detects the timing involved with horizontal/vertical blanks and syncs. The timing of the active_video and the active_chroma signals are also detected. This allows the user to easily determine the video frame size via the core register (AXI4-Lite) interface. The minimum set of signals used for detection is either vertical blank, horizontal blank and active video or vertical sync, horizontal sync and active video. The polarities of each input signal is also detected and reported via the register interface to allow easy use of each signal once the polarity is known.

The core also supports generating and regenerating (matching the detected input) video frame sizes up to 8192 clocks by 8192 lines (including blanking time). The output can be the same format or a different format as the detected input. This allows detecting one format and generating a different format. The output can also be synchronized to the detected input and has separate signal polarity settings as well. This allows regenerating the input with different signal polarities or with slight timing adjustments (such as delayed or shorted active video).

The Video Timing Controller core supports up to 16 frame sync output signals. These are toggled high for one clock cycle during each frame. These frame syncs allow triggering timing critical hardware processes at different times during a frame.

Applications

- Video Surveillance
 - Industrial Imaging
 - Video Conferencing
 - Machine Vision
 - Video Systems requiring timing detection or timing generation
-

Unsupported Features

The Video Timing Controller core does not automatically detect and regenerate timing signals with the same polarity at the output as on the input. Software that can read the polarity of the input signals and set the polarity at the output is needed to configure the Video Timing Controller in this manner.

Licensing and Ordering Information

This Xilinx LogiCORE IP module is provided under the terms of the [Xilinx Core License Agreement](#). The module is shipped as part of the Vivado Design Suite/ISE Design Suite. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. Contact your [local Xilinx sales representative](#) for information about pricing and availability.

For more information, visit the Video Timing Controller product web page.

Information about other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](#) page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).

Product Specification

Standards Compliance

The Video Timing Controller core is compliant with the AXI4-Lite interconnect standards. Refer to the *Video IP: AXI Feature Adoption* section of the [UG761 AXI Reference Guide](#) for additional information.

Performance

The following sections detail the performance characteristics of the Video Timing Controller core.

Maximum Frequencies

This section contains typical clock frequencies for the target devices. The maximum achievable clock frequency can vary. The maximum achievable clock frequency and all resource counts can be affected by other tool options, additional logic in the FPGA device, using a different version of Xilinx tools and other factors. Refer to in [Table 2-1](#) through [Table 2-6](#) for device-specific information.

- Virtex-7, Virtex-6, Kintex-7, Zynq (XC7Z030, XC7Z045): 225MHz
- Artix-7, Spartan-6, Zynq (XC7Z010, XC7Z020): 150MHz

Latency

The Video Timing Controller core does not read or generate data, and therefore, does not have a specific data latency.

The Video Timing Controller core monitors and generates control signals. The output control signals can be configured to be the same as the input with no latency, or the output signals can be configured to incur a multi-clock or multi-line delay.

Throughput

The Video Timing Controller core does not read or generate data, and does not have a specific throughput.

Resource Utilization

For an accurate measure of the usage of primitives, slices, and CLBs for a particular instance, check the **Display Core Viewer after Generation** check box in the CORE Generator interface.

The information presented in Table 2-1 through Table 2-6 is a guide to the resource utilization and maximum clock frequency of the Video Timing Controller core for all input/output width combinations for Virtex-7, Kintex-7, Artix-7, Zynq-7000, Virtex-6, and Spartan-6 FPGA families. The design was tested using ISE® v14.2 tools with default tool options for characterization data. (Resource usage values generated using Vivado tools are expected to be similar.)

Table 2-1: Virtex-7

Maximum Clocks	Maximum Lines	Detection Enable	Generation Enable	H/V Blanks	H/V Syncs	Active Video	Active Chroma	LUTs	FFs
256	256	No	Yes	No	Yes	No	No	1559	1122
256	256	No	Yes	No	Yes	Yes	No	1585	1161
256	256	No	Yes	Yes	No	Yes	No	1526	1096
256	256	Yes	No	No	Yes	Yes	No	1677	1271
256	256	Yes	No	Yes	No	Yes	No	1656	1240
512	512	No	Yes	No	Yes	No	No	1605	1178
512	512	No	Yes	No	Yes	Yes	No	1604	1214
512	512	No	Yes	Yes	No	Yes	No	1621	1138
512	512	Yes	No	No	Yes	Yes	No	1780	1335
512	512	Yes	No	Yes	No	Yes	No	1734	1300
1024	1024	No	Yes	No	Yes	No	No	1667	1224
1024	1024	No	Yes	No	Yes	Yes	No	1708	1271
1024	1024	No	Yes	Yes	No	Yes	No	1642	1190
1024	1024	Yes	No	No	Yes	Yes	No	1855	1404
1024	1024	Yes	No	Yes	No	Yes	No	1811	1365
2048	2048	No	Yes	No	Yes	No	No	1751	1277
2048	2048	No	Yes	No	Yes	Yes	No	1712	1329
2048	2048	No	Yes	Yes	No	Yes	No	1733	1239
2048	2048	Yes	No	No	Yes	Yes	No	1926	1470

Table 2-1: Virtex-7 (Cont'd)

Maximum Clocks	Maximum Lines	Detection Enable	Generation Enable	H/V Blanks	H/V Syncs	Active Video	Active Chroma	LUTs	FFs
2048	2048	Yes	No	Yes	No	Yes	No	1889	1427
4096	4096	No	Yes	No	Yes	No	No	1756	1331
4096	4096	No	Yes	No	Yes	Yes	No	1822	1386
4096	4096	No	Yes	Yes	No	Yes	No	1735	1289

Table 2-2: Kintex-7

Maximum Clocks	Maximum Lines	Detection Enable	Generation Enable	H/V Blanks	H/V Syncs	Active Video	Active Chroma	LUTs	FFs
256	256	false	true	false	true	false	false	1539	1121
256	256	false	true	false	true	true	false	1571	1160
256	256	false	true	true	false	true	false	1536	1095
256	256	true	false	false	true	true	false	1672	1263
256	256	true	false	true	false	true	false	1662	1230
512	512	false	true	false	true	false	false	1615	1170
512	512	false	true	false	true	true	false	1602	1215
512	512	false	true	true	false	true	false	1598	1142
512	512	true	false	false	true	true	false	1785	1331
512	512	true	false	true	false	true	false	1750	1296
1024	1024	false	true	false	true	false	false	1641	1221
1024	1024	false	true	false	true	true	false	1722	1268
1024	1024	false	true	true	false	true	false	1637	1187
1024	1024	true	false	false	true	true	false	1854	1398
1024	1024	true	false	true	false	true	false	1817	1357
2048	2048	false	true	false	true	false	false	1739	1276
2048	2048	false	true	false	true	true	false	1713	1327
2048	2048	false	true	true	false	true	false	1730	1239
2048	2048	true	false	false	true	true	false	1918	1465
2048	2048	true	false	true	false	true	false	1894	1422
4096	4096	false	true	false	true	false	false	1752	1331
4096	4096	false	true	false	true	true	false	1811	1387
4096	4096	false	true	true	false	true	false	1735	1290
4096	4096	true	false	false	true	true	false	2019	1537
4096	4096	true	false	true	false	true	false	1971	1490

Table 2-3: Artix-7

Maximum Clocks	Maximum Lines	Detection Enable	Generation Enable	H/V Blanks	H/V Syncs	Active Video	Active Chroma	LUTs	FFs
256	256	false	true	false	true	false	false	1439	1124
256	256	false	true	false	true	true	false	1468	1163
256	256	false	true	true	false	true	false	1436	1098
256	256	true	false	false	true	true	false	1586	1265
256	256	true	false	true	false	true	false	1562	1234
512	512	false	true	false	true	false	false	1555	1178
512	512	false	true	false	true	true	false	1500	1220
512	512	false	true	true	false	true	false	1552	1148
512	512	true	false	false	true	true	false	1635	1331
512	512	true	false	true	false	true	false	1614	1301
1024	1024	false	true	false	true	false	false	1561	1227
1024	1024	false	true	false	true	true	false	1609	1275
1024	1024	false	true	true	false	true	false	1550	1194
1024	1024	true	false	false	true	true	false	1715	1403
1024	1024	true	false	true	false	true	false	1697	1362
2048	2048	false	true	false	true	false	false	1662	1284
2048	2048	false	true	false	true	true	false	1631	1334
2048	2048	false	true	true	false	true	false	1655	1246
2048	2048	true	false	false	true	true	false	1799	1465
2048	2048	true	false	true	false	true	false	1780	1422
4096	4096	false	true	false	true	false	false	1683	1332
4096	4096	false	true	false	true	true	false	1765	1394
4096	4096	false	true	true	false	true	false	1691	1297
4096	4096	true	false	false	true	true	false	1898	1540
4096	4096	true	false	true	false	true	false	1852	1493

Table 2-4: Zynq-7000

Maximum Clocks	Maximum Lines	Detection Enable	Generation Enable	H/V Blanks	H/V Syncs	Active Video	Active Chroma	LUTs	FFs
256	256	false	true	false	true	false	false	1533	1121
256	256	false	true	false	true	true	false	1573	1160
256	256	false	true	true	false	true	false	1522	1095
256	256	true	false	false	true	true	false	1674	1263

Table 2-4: Zynq-7000 (Cont'd)

Maximum Clocks	Maximum Lines	Detection Enable	Generation Enable	H/V Blanks	H/V Syncs	Active Video	Active Chroma	LUTs	FFs
256	256	true	false	true	false	true	false	1659	1230
512	512	false	true	false	true	false	false	1621	1170
512	512	false	true	false	true	true	false	1607	1215
512	512	false	true	true	false	true	false	1609	1142
512	512	true	false	false	true	true	false	1758	1331
512	512	true	false	true	false	true	false	1760	1296
1024	1024	false	true	false	true	false	false	1660	1221
1024	1024	false	true	false	true	true	false	1714	1268
1024	1024	false	true	true	false	true	false	1654	1187
1024	1024	true	false	false	true	true	false	1837	1398
1024	1024	true	false	true	false	true	false	1830	1357
2048	2048	false	true	false	true	false	false	1747	1276
2048	2048	false	true	false	true	true	false	1714	1327
2048	2048	false	true	true	false	true	false	1735	1239
2048	2048	true	false	false	true	true	false	1931	1465
2048	2048	true	false	true	false	true	false	1902	1422
4096	4096	false	true	false	true	false	false	1750	1331
4096	4096	false	true	false	true	true	false	1812	1387
4096	4096	false	true	true	false	true	false	1737	1290
4096	4096	true	false	false	true	true	false	2006	1537
4096	4096	true	false	true	false	true	false	1993	1490

Table 2-5: Virtex-6

Maximum Clocks	Maximum Lines	Detection Enable	Generation Enable	H/V Blanks	H/V Syncs	Active Video	Active Chroma	LUTs	FFs
256	256	false	true	false	true	false	false	1444	1128
256	256	false	true	false	true	true	false	1489	1165
256	256	false	true	true	false	true	false	1436	1100
256	256	true	false	false	true	true	false	1580	1268
256	256	true	false	true	false	true	false	1570	1237
512	512	false	true	false	true	false	false	1537	1178
512	512	false	true	false	true	true	false	1501	1223
512	512	false	true	true	false	true	false	1519	1148
512	512	true	false	false	true	true	false	1643	1331

Table 2-5: Virtex-6 (Cont'd)

Maximum Clocks	Maximum Lines	Detection Enable	Generation Enable	H/V Blanks	H/V Syncs	Active Video	Active Chroma	LUTs	FFs
512	512	true	false	true	false	true	false	1632	1296
1024	1024	false	true	false	true	false	false	1569	1234
1024	1024	false	true	false	true	true	false	1612	1271
1024	1024	false	true	true	false	true	false	1559	1190
1024	1024	true	false	false	true	true	false	1781	1398
1024	1024	true	false	true	false	true	false	1746	1360
2048	2048	false	true	false	true	false	false	1650	1286
2048	2048	false	true	false	true	true	false	1617	1327
2048	2048	false	true	true	false	true	false	1636	1248
2048	2048	true	false	false	true	true	false	1825	1470
2048	2048	true	false	true	false	true	false	1795	1427
4096	4096	false	true	false	true	false	false	1650	1336
4096	4096	false	true	false	true	true	false	1713	1391
4096	4096	false	true	true	false	true	false	1627	1294
4096	4096	true	false	false	true	true	false	1906	1536
4096	4096	true	false	true	false	true	false	1897	1489

Table 2-6: Spartan-6

Maximum Clocks	Maximum Lines	Detection Enable	Generation Enable	H/V Blanks	H/V Syncs	Active Video	Active Chroma	LUTs	FFs
256	256	No	Yes	No	Yes	No	No	1601	942
256	256	No	Yes	No	Yes	No	No	1602	942
256	256	No	Yes	No	Yes	Yes	No	1657	980
256	256	No	Yes	No	Yes	Yes	No	1662	980
256	256	No	Yes	No	Yes	Yes	No	1661	980
256	256	No	Yes	Yes	No	Yes	No	1588	918
256	256	No	Yes	Yes	No	Yes	No	1584	918
256	256	Yes	No	No	Yes	Yes	No	1560	1079
256	256	Yes	No	No	Yes	Yes	No	1557	1079
512	512	No	Yes	No	Yes	No	No	1645	994
512	512	No	Yes	No	Yes	Yes	No	1703	1037
512	512	Yes	No	No	Yes	Yes	No	1630	1147
512	512	Yes	No	Yes	No	Yes	No	1599	1114
512	512	Yes	No	Yes	No	Yes	No	1597	1114

Table 2-6: Spartan-6 (Cont'd)

Maximum Clocks	Maximum Lines	Detection Enable	Generation Enable	H/V Blanks	H/V Syncs	Active Video	Active Chroma	LUTs	FFs
1024	1024	No	Yes	No	Yes	No	No	1769	1046
1024	1024	No	Yes	No	Yes	Yes	No	1826	1093
1024	1024	No	Yes	No	Yes	Yes	No	1833	1093
1024	1024	No	Yes	Yes	No	Yes	No	1562	1014
1024	1024	Yes	No	No	Yes	Yes	No	1723	1214
1024	1024	Yes	No	No	Yes	Yes	No	1719	1214
1024	1024	Yes	No	Yes	No	Yes	No	1716	1177
2048	2048	No	Yes	No	Yes	Yes	No	1931	1150
2048	2048	No	Yes	No	Yes	Yes	No	1924	1150
2048	2048	No	Yes	Yes	No	Yes	No	1870	1063
2048	2048	No	Yes	Yes	No	Yes	No	1876	1063
2048	2048	Yes	No	No	Yes	Yes	No	1804	1281
2048	2048	Yes	No	Yes	No	Yes	No	1785	1241
2048	2048	Yes	No	Yes	No	Yes	No	1793	1241
4096	4096	No	Yes	No	Yes	No	No	1798	1154
4096	4096	No	Yes	No	Yes	Yes	No	1850	1209
4096	4096	No	Yes	No	Yes	Yes	No	1849	1209
4096	4096	No	Yes	Yes	No	Yes	No	1659	1113
4096	4096	Yes	No	No	Yes	Yes	No	1895	1348
4096	4096	Yes	No	Yes	No	Yes	No	1873	1303
8192	8192	No	Yes	No	Yes	No	No	2153	1205
8192	8192	No	Yes	No	Yes	No	No	2139	1205
8192	8192	No	Yes	No	Yes	Yes	No	2409	1266
8192	8192	No	Yes	Yes	No	Yes	No	2142	1162
8192	8192	No	Yes	Yes	No	Yes	No	2136	1162
8192	8192	Yes	No	No	Yes	Yes	No	1991	1416
8192	8192	Yes	No	Yes	No	Yes	No	1952	1367
8192	8192	Yes	No	Yes	No	Yes	No	1953	1367

Core Interfaces and Register Space

This chapter provides detailed descriptions for each interface. In addition, detailed information about configuration and control registers is included.

Port Descriptions

The Video Timing Controller (VTC) core uses an industry standard control interface to connect to other system components. The following sections describe the various interfaces available with the core. Some signals are optional and not present for all configurations of the core. The AXI4-Lite interface and the IRQ pin are present only when the core is configured via the GUI with an AXI4-Lite control interface. The INTC_IF interface is present only when the core is configured via the GUI with the INTC interface enabled. Figure 2-1 illustrates an I/O diagram of the VTC core.




Figure 2-1: TC Core Top-Level Signaling Interface

Core Interfaces

Control Interface

Video systems commonly use an integrated processor system to dynamically control the parameters within the system. This is especially important when several independent image processing cores are integrated into a single FPGA. The Video Timing Controller core can be configured with an AXI4-Lite interface.

Common I/O Signals

The signals not included in the AXI4-Lite interface are specified in [Table 2-7](#).

Table 2-7: Common Port Descriptions

Name	Direction	Width	Description
ACLK	In	1	Video Core Clock
ACLKEN	In	1	Video Core Active High Clock Enable
ARESETn	In	1	Video Core Active Low Synchronous Reset
irq	Output	1	Interrupt request output, active high edge
intc_if	Output	32	OPTIONAL EXTERNAL INTERRUPT CONTROLLER INTERFACE Available when the "Include INTC Interface" or C_HAS_INTC_IF has been selected. Bits [31:8] are the same as the bits [31:8] in the status register (0x0004). Bits [7:0] are the same as bits [23:16] of the error register (0x0008).
Detector Interface			
hsync_in	Input	1	INPUT HORIZONTAL SYNCHRONIZATION Used to set the det_hsync_start and the det_hbp_start registers. Polarity is auto-detected. Optional. Either horizontal blank or horizontal synchronization signal inputs must be present. Both do not have to be present.
hblank_in	Input	1	INPUT HORIZONTAL BLANK Used to set the det_hfp_start and the det_hactive_start registers. Polarity is auto-detected. Optional. Either horizontal blank or horizontal synchronization signal inputs must be present. Both do not have to be present.
vsync_in	Input	1	INPUT VERTICAL SYNCHRONIZATION Used to set the det_v0sync_start and the det_v0bp_start registers. Polarity is auto-detected. Optional. One of the following inputs must be present: active video, vertical blank or vertical synchronization.
vblank_in	Input	1	INPUT VERTICAL BLANK Used to set the det_v0fp_start and the det_v0active_start registers. Polarity is auto-detected. Optional. One of the following inputs must be present: active video, vertical blank or vertical synchronization.
active_video_in	Input	1	INPUT ACTIVE VIDEO Used to set the det_v0fp_start and the det_v0active_start registers. Polarity is auto-detected. Optional. One of the following inputs must be present: active video, vertical blank or vertical synchronization.

Table 2-7: Common Port Descriptions (Cont'd)

Name	Direction	Width	Description
active_chroma_in	Input	1	INPUT ACTIVE CHROMA Used to set the <code>det_v0achroma_start</code> register and bit 4 in the detection status register. Polarity is auto-detected. Optional.
Generator Interface			
hsync_out	Output	1	OUTPUT HORIZONTAL SYNCHRONIZATION Generated horizontal synchronization signal. Polarity configured by the control register. Asserted active during the cycle set by the <code>gen_hsync_start</code> register and deasserted during the cycle set by the <code>gen_hbp_start</code> register.
hblank_out	Output	1	OUTPUT HORIZONTAL BLANK Generated horizontal blank signal. Polarity configured by the control register. Asserted active during the cycle set by the <code>gen_hfp_start</code> and deasserted during the cycle set by the <code>gen_hactive_start</code> register.
vsync_out	Output	1	OUTPUT VERTICAL SYNCHRONIZATION Generated vertical synchronization signal. Polarity configured by the control register. Asserted active during the line set by the <code>gen_v0sync_start</code> register and deasserted during the line set by the <code>gen_v0bp_start</code> register.
vblank_out	Output	1	OUTPUT VERTICAL BLANK Generated vertical blank signal. Polarity configured by the control register. Asserted active during the line set by the <code>gen_v0fp_start</code> register and deasserted during the line set by the <code>gen_v0active_start</code> register.
active_video_out	Output	1	OUTPUT ACTIVE VIDEO Generated active video signal. Polarity configured by the control register. Active for non blanking lines. Asserted active during the cycle set by the <code>gen_hactive_start</code> register and deasserted during the cycle set by the <code>gen_hbp_start</code> register.
active_chroma_out	Output	1	OUTPUT ACTIVE CHROMA Generated active chroma signal. Denotes which lines contain valid chroma samples (used for YUV 4:2:0). Polarity configured by the control register. Active for non blanking lines after the line set by the <code>gen_v0achroma_start</code> register (inclusive). For valid chroma lines, asserted active during every cycle the <code>active_video_out</code> signal is set per line.
Frame Synchronization Interface			

Table 2-7: Common Port Descriptions (Cont'd)

Name	Direction	Width	Description
fsync_out	Output	[Frame Syncs - 1:0]	<p>FRAME SYNCHRONIZATION OUTPUT</p> <p>Each Frame Synchronization bit toggles for only one clock cycle during each frame. The number of bits is configured with the Frame Syncs GUI parameter.</p> <p>Each bit is independently configured for horizontal and vertical clock cycle position with the Frame Sync 0-15 Config registers).</p>
fsync_in	Input	1	<p>FRAME SYNCHRONIZATION INPUT</p> <p>This is a one clock cycle pulse (active high) input. The video timing generator will be synchronized to the input if used.</p>

Notes:

1. All registers are little-endian.

The `ACLK`, `ACLKEN` and `ARESETn` signals are shared between the core and the AXI4-Stream data interfaces. The AXI4-Lite control interface has its own set of clock, clock enable and reset pins: `S_AXI_ACLK`, `S_AXI_ACLKEN` and `S_AXI_ARESETn`.

ACLK

The AXI4-Stream interface must be synchronous to the core clock signal `ACLK`. All AXI4-Stream interface input signals are sampled on the rising edge of `ACLK`. All AXI4-Stream output signal changes occur after the rising edge of `ACLK`. The AXI4-Lite interface is unaffected by the `ACLK` signal.

ACLKEN

The `ACLKEN` pin is an active-high, synchronous clock-enable input pertaining to AXI4-Stream interfaces. Setting `ACLKEN` low (de-asserted) halts the operation of the core despite rising edges on the `ACLK` pin. Internal states are maintained, and output signal levels are held until `ACLKEN` is asserted again. When `ACLKEN` is de-asserted, core inputs are not sampled, except `ARESETn`, which supersedes `ACLKEN`. The AXI4-Lite interface is unaffected by the `ACLKEN` signal.

ARESETn

The `ARESETn` pin is an active-low, synchronous reset input pertaining to only AXI4-Stream interfaces. `ARESETn` supersedes `ACLKEN`, and when set to 0, the core resets at the next rising edge of `ACLK` even if `ACLKEN` is de-asserted. The `ARESETn` signal must be synchronous to the `ACLK` and must be held low for a minimum of 32 clock cycles of the slowest clock. The AXI4-Lite interface is unaffected by the `ARESETn` signal.

AXI4-Lite Interface

The AXI4-Lite interface creates a core that can be easily added to an EDK Project as a hardware peripheral. This section describes the I/O signals associated with the Video Timing Controller AXI4-Lite interface.

Table 2-8: AXI4-Lite Signals

Pin Name	Dir	Width	Description
AXI Write Address Channel Signals⁽¹⁾			
s_axi_aclk	I	1	AXI4-Lite Clock
s_axi_aclken	I	1	AXI4-Lite Active High Clock Enable
s_axi_aresetn	I	1	AXI4-Lite Active Low Synchronous Reset
s_axi_awaddr	I	[(c_s_axi_addr_width-1):0]	AXI4-Lite Write Address Bus. The write address bus gives the address of the write transaction.
s_axi_awvalid	I	1	AXI4-Lite Write Address Channel Write Address Valid. This signal indicates that valid write address is available. 1 = Write address is valid. 0 = Write address is not valid.
s_axi_awready	O	1	AXI4-Lite Write Address Channel Write Address Ready. Indicates core is ready to accept the write address. 1 = Ready to accept address. 0 = Not ready to accept address.
AXI Write Data Channel Signals⁽¹⁾			
s_axi_wdata	I	[(c_s_axi_data_width-1):0]	AXI4-Lite Write Data Bus.
s_axi_wstrb	I	[c_s_axi_data_width/8-1:0]	AXI4-Lite Write Strobes. This signal indicates which byte lanes to update in memory.
s_axi_wvalid	I	1	AXI4-Lite Write Data Channel Write Data Valid. This signal indicates that valid write data and strobes are available. 1 = Write data/strobes are valid. 0 = Write data/strobes are not valid.
s_axi_wready	O	1	AXI4-Lite Write Data Channel Write Data Ready. Indicates core is ready to accept the write data. 1 = Ready to accept data. 0 = Not ready to accept data.
s_axi_wready	O	1	AXI4-Lite Write Data Channel Write Data Ready. Indicates core is ready to accept the write data. 1 = Ready to accept data. 0 = Not ready to accept data.
AXI Write Response Channel Signals⁽¹⁾			

Table 2-8: AXI4-Lite Signals (Cont'd)

s_axi_bresp ⁽²⁾	O	[1:0]	AXI4-Lite Write Response Channel. Indicates results of the write transfer. 00b = OKAY - Normal access has been successful. 01b = EXOKAY - Not supported. 10b = SLVERR - Error. 11b = DECERR - Not supported.
s_axi_bvalid	O	1	AXI4-Lite Write Response Channel Response Valid. Indicates response is valid. 1 = Response is valid. 0 = Response is not valid.
s_axi_bready	I	1	AXI4-Lite Write Response Channel Ready. Indicates Master is ready to receive response. 1 = Ready to receive response. 0 = Not ready to receive response.
AXI Read Address Channel Signals⁽¹⁾			
s_axi_araddr	I	[(C_S_AXI_ADDR_WIDTH-1):0]	AXI4-Lite Read Address Bus. The read address bus gives the address of a read transaction.
s_axi_arvalid	I	1	AXI4-Lite Read Address Channel Read Address Valid. 1 = Read address is valid. 0 = Read address is not valid.
s_axi_arready	O	1	AXI4-Lite Read Address Channel Read Address Ready. Indicates core is ready to accept the read address. 1 = Ready to accept address. 0 = Not ready to accept address.
AXI Read Data Channel Signals⁽¹⁾			
s_axi_rdata	O	[(C_S_AXI_DATA_WIDTH-1):0]	AXI4-Lite Read Data Bus.
s_axi_rresp ⁽²⁾	O	[1:0]	AXI4-Lite Read Response Channel Response. Indicates results of the read transfer. 00b = OKAY - Normal access has been successful. 01b = EXOKAY - Not supported. 10b = SLVERR - Error. 11b = DECERR - Not supported.
s_axi_rvalid	O	1	AXI4-Lite Read Data Channel Read Data Valid. This signal indicates that the required read data is available and the read transfer can complete. 1 = Read data is valid. 0 = Read data is not valid.
s_axi_rready	I	1	AXI4-Lite Read Data Channel Read Data Ready. Indicates master is ready to accept the read data. 1 = Ready to accept data. 0 = Not ready to accept data.

1. The function and timing of these signals are defined in the AMBA AXI Protocol Version: 2.0 Specification.

2. For signals S_AXI_RRESP[1:0] and S_AXI_BRESP[1:0], the core does not generate the Decode Error ('11') response. Other responses such as '00' (OKAY) and '10' (SLVERR) are generated by the core based upon certain conditions.

AXI4-Lite Register Set

The AXI4-Lite Interface provides a memory mapped interface for all programmable registers within the core. All registers default to the values specified in Page 2 of the core GUI. All other bits default to 0x00000000 on Power-on/Reset unless otherwise noted.

Table 2-9: AXI4-Lite Address Map

Address Offset	Name	Access Type	Double Buffered	Default Value	Description
0x0000	CONTROL	R/W	Yes	0	General Control
0x0004	STATUS	R/W	No	0	Core/Interrupt Status
0x0008	ERROR	R/W	No	0	Additional Status & Error Conditions
0x000C	IRQ_ENABLE	R/W	No	0	Interrupt Enable/Clear
0x0010	VERSION	R	N/A	0x0400a001	Core Hardware Version
0x0014 ... 0x001C	RESERVED	R	N/A	0	RESERVED
0x0020	DETECTOR ACTIVE_SIZE	R	N/A	0	Horizontal and Vertical Frame Size (without blanking)
0x0024	DETECTOR TIMING_STATUS	R	N/A	0	Timing Measurement Status
0x0028	DETECTOR ENCODING	R	N/A	0	Frame encoding
0x002C	DETECTOR POLARITY	R	N/A	0	Blank, Sync polarities
0x0030	DETECTOR HSIZE	R	N/A	0	Horizontal Frame Size (with blanking)
0x0034	DETECTOR VSIZE	R	N/A	0	Vertical Frame Size (with blanking)
0x0038	DETECTOR HSYNC	R	N/A	0	Start and end cycle index of HSync
0x003C	DETECTOR F0_VBLANK_H	R	N/A	0	Start and end cycle index of VBlank for field 0.
0x0040	DETECTOR F0_VSYNC_V	R	N/A	0	Start and end line index of VSync for field 0.
0x0044	DETECTOR F0_VSYNC_H	R	N/A	0	Start and end cycle index of VSync for field 0.
0x0048 ... 0x005C	RESERVED	R	N/A	0	RESERVED
0x0060	GENERATOR ACTIVE_SIZE	R/W	Yes	Specified via GUI	Horizontal and Vertical Frame Size (without blanking)
0x0064	GENERATOR TIMING_STATUS	R	No	Specified via GUI	Timing Measurement Status

Table 2-9: AXI4-Lite Address Map (Cont'd)

Address Offset	Name	Access Type	Double Buffered	Default Value	Description
0x0068	GENERATOR ENCODING	R/W	Yes	Specified via GUI	Frame encoding
0x006C	GENERATOR POLARITY	R/W	Yes	Specified via GUI	Blank, Sync polarities
0x0070	GENERATOR HSIZE	R/W	Yes	Specified via GUI	Horizontal Frame Size (with blanking)
0x0074	GENERATOR VSIZE	R/W	Yes	Specified via GUI	Vertical Frame Size (with blanking)
0x0078	GENERATOR HSYNC	R/W	Yes	Specified via GUI	Start and end cycle index of HSync
0x007C	GENERATOR F0_VBLANK_H	R/W	Yes	Specified via GUI	Start and end cycle index of VBlank for field 0.
0x0080	GENERATOR F0_VSYNC_V	R/W	Yes	Specified via GUI	Start and end line index of VSync for field 0.
0x0084	GENERATOR F0_VSYNC_H	R/W	Yes	Specified via GUI	Start and end cycle index of VSync for field 0.
0x0088 ... 0x00FC	RESERVED	R	N/A	0	RESERVED
0x0100 ... 0x013c	FRAME SYNC 0 - 15 CONFIG	R/W	Yes	0	Horizontal start clock and vertical start line of Frame Sync 0 - 15

Table 2-10: Control Register (Address Offset 0x0000)

0x0000	CONTROL	R/W
Name	Bits	Description
SW_RESET	31	Core reset. Writing a '1' resets the core. This bit automatically clears when reset complete.
FSYNC_RESET	30	Frame Sync Core reset. Writing a '1' resets the core after the start of the next input frame. This bit automatically clears when reset complete.
RESERVED	29:26	Reserved
ACTIVE_CHROMA_POL_SRC	25	Active Chroma Polarity Source Select 0: selects generated polarity from detection register (0x002c) 1: selects generated polarity from generator register (0x006c)
ACTIVE_VIDEO_POL_SRC	24	Active Video Polarity Source Select 0: selects generated polarity from detection register (0x002c) 1: selects generated polarity from generator register (0x006c)

Table 2-10: Control Register (Address Offset 0x0000) (Cont'd)

0x0000	CONTROL	R/W
Name	Bits	Description
HSYNC_POL_SRC	23	Horizontal Sync Polarity Source Select 0: selects generated polarity from detection register (0x002c) 1: selects generated polarity from generator register (0x006c)
VSYNC_POL_SRC	22	Vertical Sync Polarity Source Select 0: selects generated polarity from detection register (0x002c) 1: selects generated polarity from generator register (0x006c)
HBLANK_POL_SRC	21	Horizontal Blank Polarity Source Select 0: selects generated polarity from detection register (0x002c) 1: selects generated polarity from generator register (0x006c)
VBLANK_POL_SRC	20	Vertical Blank Polarity Source Select 0: selects generated polarity from detection register (0x002c) 1: selects generated polarity from generator register (0x006c)
RESERVED	19	Reserved
CHROMA_SRC	18	Generator Chroma Polarity and Encoding Source Select 0: select Polarity and encoding from detection registers 0x0028 and 0x002C. 1: select Polarity and encoding from generator registers 0x0068 and 0x006C.
RESERVED	17	Reserved
VSYNC_END_SRC	16	Generator Vertical Sync End Source Select 0: selects F0_VSYNC_HEND from detection register (0x0044) selects F0_VSYNC_VEND from detection register (0x0040) 1: selects F0_VSYNC_HEND from generator register (0x0084) selects F0_VSYNC_VEND from generator register (0x0080)
VSYNC_START_SRC	15	Generator Vertical Sync Start Source Select 0: selects F0_VSYNC_HSTART from detection register (0x0044) selects F0_VSYNC_VSTART from detection register (0x0040) 1: selects F0_VSYNC_HSTART from generator register (0x0084) selects F0_VSYNC_VSTART from detection register (0x0080)
ACTIVE_VSIZE_SRC	14	Generator Vertical Active Size Source Select 0: selects ACTIVE_VSIZE from detection register (0x0020) 1: selects ACTIVE_VSIZE from generator register (0x0060)
FRAME_VSIZE_SRC	13	Generator Vertical Frame Size Source Select 0: selects FRAME_VSIZE from detection register (0x0034) 1: selects FRAME_VSIZE from generator register (0x0074)
RESERVED	12	Reserved
HSYNC_END_SRC	11	Generator Horizontal Sync End Source Select 0: selects HSYNC_END from detection register (0x003c) 1: selects HSYNC_END from generator register (0x007c)
HSYNC_START_SRC	10	Generator Horizontal Sync Start Source Select 0: selects HSYNC_START from detection register (0x0038) 1: selects HSYNC_START from generator register (0x0078)

Table 2-10: Control Register (Address Offset 0x0000) (Cont'd)

0x0000	CONTROL	R/W
Name	B its	Description
ACTIVE_HSIZE_SRC	9	Generator Horizontal Active Size Source Select 0: selects ACTIVE_HSIZE from detection register (0x0020) 1: selects ACTIVE_HSIZE from generator register (0x0060)
FRAME_HSIZE_SRC	8	Generator Horizontal Frame Size Source Select 0: selects FRAME_HSIZE from detection register (0x0030) 1: selects FRAME_HSIZE from generator register (0x0070)
RESERVED	7:6	Reserved
SYNC_ENABLE	5	Generator/Detector Synchronization Enable. When low, the generator will not be synchronized to the detector. When high, the generator will be synchronized to the detector.
RESERVED	4	Reserved
DET_ENABLE	3	Detection Enable. 1: Perform timing signal detection for enabled signals. 0: If SW_ENABLE is '0', No detection will be performed. All 'locked' status bits will be driven low.
GEN_ENABLE	2	Generation Enable. 1: Enable hardware to generate output. Set this bit high only after the software has configured the generator registers. 0: If SW_ENABLE is '0', The generation hardware will not generate video timing output signals.
REG_UPDATE	1	Register Update. Generator and Fsync Registers are double-buffered. 1: Update the Generator and Fsync registers at the start of next frame. 0: Do not update the Generator and Fsync registers.
SW_ENABLE	0	Core Enable. 1: Enable both the Video Timing Generator and Detector. 0: Generator or Detector can be selectively enabled with bits 2 and 3 of the CONTROL register.

Table 2-11: Stats Register (Address Offset 0x0004)

0x0004	STATUS	R/W
Name	B its	Description
FSYNC	31:16	Frame Synchronization Interrupt Status. Bits 16-31 are set high when frame syncs 0-15 are set respectively.
RESERVED	7:0	Reserved
GEN_ACTIVE_VIDEO	13	Generated Active Video Interrupt Status. Set high during the first cycle the output active video is asserted.
GEN_VBLANK	12	Generated Vertical Blank Interrupt Status. Set high during the first cycle the output vertical blank is asserted.
DET_ACTIVE_VIDEO	11	Detected Active Video Interrupt Status. Set high during the first cycle the input active video is asserted active after lock.

Table 2-11: Stats Register (Address Offset 0x0004) (Cont'd)

0x0004	STATUS	R/W
Name	B its	Description
DET_VBLANK	10	Detected Vertical Blank Interrupt Status. Set high during the first cycle the input vertical blank is asserted active after lock.
LOCK_LOSS	9	Loss-of-Lock Status. Set High when any detection signals have lost locked. Signals that have detection disabled will not affect this bit. Check ERROR (0x0008) Register for which signal lock status.
LOCK	8	Lock Status. Set High when all detection signals have locked. Signals that have detection disabled will not affect this bit. Check ERROR (0x0008) Register for which signal lock status.
RESERVED	7:0	Reserved

Writing a '1' to a bit in the STATUS register will clear the corresponding interrupt when set. If the bit is cleared and a '1' is written, this bit will be set.

Table 2-12: Error Register (Address Offset 0x0008)

0x0008	ERROR	R/W
Name	B its	Description
RESERVED	31:22	Reserved
ACTIVE_CHROMA_LOCK	21	Active Chroma Lock Status. Set high when the active chroma timing remains unchanged.
ACTIVE_VIDEO_LOCK	20	Active Video Lock Status. Set high when the active video timing remains unchanged.
HSYNC_LOCK	19	Horizontal Sync Lock Status. Set high when the horizontal sync timing remains unchanged.
VSYNC_LOCK	18	Vertical Sync Lock Status. Set high when the vertical sync timing remains unchanged.
HBLANK_LOCK	17	Horizontal Blank Lock Status. Set high when the horizontal blank timing remains unchanged.
VBLANK_LOCK	16	Vertical Blank Lock Status Set high when the vertical blank timing remains Unchanged.
RESERVED	15:0	Reserved

Writing a '1' to a bit in the ERROR register will clear the corresponding bit when set. If the bit is cleared and a '1' is written, this bit will be set.

Table 2-13: IRQ Enable Register (Address Offset 0x000C)

0x000C	IRQ_ENABLE	R/W
Name	B its	Description
FSYNC	31:16	Frame Synchronization Interrupt Enable
RESERVED	15:14	Reserved
GEN_ACTIVE_VIDEO	13	Generated Active Video Interrupt Enable

Table 2-13: IRQ Enable Register (Address Offset 0x000C)

0x000C	IRQ_ENABLE	R/W
Name	B its	Description
GEN_VBLANK	12	Generated Vertical Blank Interrupt Enable
DET_ACTIVE_VIDEO	11	Detected Active Video Interrupt Enable
DET_VBLANK	10	Detected Vertical Blank Interrupt Enable
LOCK_LOSS	9	Loss-of-Lock Interrupt Enable
LOCK	8	Lock Interrupt Enable
RESERVED	7:0	Reserved

Setting a bit high in the IRQ_ENABLE register enables the corresponding interrupt. Bits that are low mask the corresponding interrupt from triggering.

Table 2-14: Version Register (Address Offset 0x0010)

0x0010	VERSION	R
Name	B its	Description
MAJOR	31:24	Major version as a hexadecimal value (0x00 - 0xFF)
MINOR	23:16	Minor version as a hexadecimal value (0x00 - 0xFF)
REVISION	15:12	Revision letter as a hexadecimal character from ('a' - 'f'). Mapping is as follows: 0xA->'a', 0xB->'b', 0xC->'c', 0xD->'d', etc.
PATCH_REVISION	11:8	Core Revision as a single 4-bit hexadecimal value (0x0 - 0xF) Used for patch tracking.
INTERNAL_REVISION	7:0	Internal revision number. Hexadecimal value (0x00 - 0xFF)

Table 2-15: Detector Active Size Register (Address Offset 0x0020)

0x0020	DETECTOR_ACTIVE_SIZE	R
Name	B its	Description
RESERVED	31:29	Reserved
ACTIVE_VSIZE	28:16	Detected Vertical Active Frame Size. The height of the frame without blanking in number of lines.
RESERVED	15:13	Reserved
ACTIVE_HSIZE	12:0	Detected Horizontal Active Frame Size. The width of the frame without blanking in number of pixels/clocks.

Table 2-16: Detector Timing Status Register (Address Offset 0x0024)

0x0024	DETECTOR TIMING_STATU S	R
Name	Bits	Description
RESERVED	31:3	Reserved
DET_ACTIVE_VIDEO	2	Detected Active Video Interrupt Status. Set high during the first cycle the input active video is asserted active after lock.
DET_VBLANK	1	Detected Vertical Blank Interrupt Status. Set high during the first cycle the input vertical blank is asserted active after lock.
LOCKED	0	Lock Status. Set High when all detection signals have locked. Signals that have detection disabled will not affect this bit. Check ERROR (0x0008) Register for which signal lock status.

Table 2-17: Detector Encoding Register (Address Offset 0x0028)

0x0028	DETECTOR ENCODING	R
Name	Bits	Description
RESERVED	31:10	Reserved
CHROMA_PARITY	9:8	Detected Chroma Parity 0: Chroma Active during even active-video lines of frame. Active every pixel of active line 1: Chroma Active during odd active-video lines of frame. Active every pixel of active line 2: Chroma Active during even active video lines of frame. Active every even pixel of active line, inactive every odd pixel 3: Chroma Active during odd active video lines of frame. Active every even pixel of active line, inactive every odd pixel
RESERVED	7:4	Reserved
VIDEO_FORMAT	3:0	Detected Video Format Denotes when the active_chroma signal is active. 0: YUV 4:2:2 - Active_chroma is active during the same time active_video is active. 1: YUV 4:4:4 - Active_chroma is active during the same time active_video is active. 2: RGB - Active_chroma is active during the same time active_video is active. 3: YUV 4:2:0 - Active_chroma is active every other line during the same time active_video is active. See The CHROMA_PARITY bits to control which lines and pixels.

Table 2-18: Detector Polarity Register (Address Offset 0x002C)

0x002C	DETECTOR POLARITY	R
Name	Bits	Description
RESERVED	31:6	Reserved
ACTIVE_CHROMA_POL	5	Detected Active Chroma Polarity 0: Active Low Polarity 1: Active High Polarity
ACTIVE_VIDEO_POL	4	Detected Active Video Polarity 0: Active Low Polarity 1: Active High Polarity
HSYNC_POL	3	Detected Horizontal Sync Polarity 0: Active Low Polarity 1: Active High Polarity
VSYNC_POL	2	Detected Vertical Sync Polarity 0: Active Low Polarity 1: Active High Polarity
HBLANK_POL	1	Detected Horizontal Blank Polarity 0: Active Low Polarity 1: Active High Polarity
VBLANK_POL	0	Detected Vertical Blank Polarity 0: Active Low Polarity 1: Active High Polarity

Table 2-19: Detector Horizontal Frame Size Register (Address Offset 0x0030)

0x0030	DETECTOR HSIZE	R
Name	Bits	Description
RESERVED	31:13	Reserved
FRAME_HSIZE	12:0	Detected Horizontal Frame Size. The width of the frame with blanking in number of pixels/clocks.

Table 2-20: Detector Vertical Frame Size Register (Address Offset 0x0034)

0x0034	DETECTOR VSIZE	R
Name	Bits	Description
RESERVED	31:13	Reserved
FRAME_VSIZE	12:0	Detected Vertical Frame Size. The height of the frame with blanking in number of lines.

Table 2-21: Detector Horizontal Sync Register (Address Offset 0x0038)

0x0038	DETECTOR HSYNC	R
Name	B its	Description
RESERVED	31:29	Reserved
HSYNC_END	28:16	Detected Horizontal Sync End End cycle index of horizontal sync. Denotes the first cycle hsync_in is de-asserted.
RESERVED	15:13	Reserved
HSYNC_START	12:0	Detected Horizontal Sync End Start cycle index of horizontal sync. Denotes the first cycle hsync_in is asserted.

Table 2-22: Detector Vertical Blank Cycle Register (Address Offset 0x003C)

0x003C	DETECTOR F0_VBLANK_H	R
Name	B its	Description
RESERVED	31:29	Reserved
F0_VBLANK_HEND	28:16	Detected Vertical Blank Horizontal End End Cycle index of vertical blank. Denotes the first cycle vblank_in is de-asserted.
RESERVED	15:13	Reserved
F0_VBLANK_HSTART	12:0	Detected Vertical Blank Horizontal Start Start Cycle index of vertical blank. Denotes the first cycle vblank_in is asserted.

Table 2-23: Detector Vertical Sync Line Register (Address Offset 0x0040)

0x0040	DETECTOR F0_VSYNC_V	R
Name	B its	Description
RESERVED	31:29	Reserved
F0_VSYNC_VEND	28:16	Detected Vertical Sync Vertical End End Line index of vertical sync. Denotes the first line vsync_in is de-asserted.
RESERVED	15:13	Reserved
F0_VSYNC_VSTART	12:0	Detected Vertical Sync Vertical Start Start line index of vertical sync. Denotes the first line vsync_in is asserted.

Table 2-24: Detector Vertical Sync Cycle Register (Address Offset 0x0044)

0x0044	DETECTOR FO_VSYNC_H	R
Name	B its	Description
RESERVED	31:29	Reserved
FO_VSYNC_HEND	28:16	Detected Vertical Sync Horizontal End End cycle index of vertical sync. Denotes the first cycle vsync_in is de-asserted.
RESERVED	15:13	Reserved
FO_VSYNC_HSTART	12:0	Detected Vertical Sync Horizontal Start Start cycle index of vertical sync. Denotes the first cycle vsync_in is asserted.

Table 2-25: Generator Active Size Register (Address Offset 0x0060)

0x0060	GENERATOR ACTIVE_SIZE	R/W
Name	B its	Description
RESERVED	31:29	Reserved
ACTIVE_VSIZE	28:16	Generated Vertical Active Frame Size. The height of the frame without blanking in number of lines.
RESERVED	15:13	Reserved
ACTIVE_HSIZE	12:0	Generated Horizontal Active Frame Size. The width of the frame without blanking in number of pixels/clocks.

Table 2-26: Generator Timing Status Register (Address Offset 0x0064)

0x0064	GENERATOR TIMING_STATUS	R
Name	B its	Description
RESERVED	31:3	Reserved
GEN_ACTIVE_VIDEO	2	Generated Active Video Interrupt Status. Set high during the first cycle the output active video is asserted.
GEN_VBLANK	1	Generated Vertical Blank Interrupt Status. Set high during the first cycle the output vertical blank is asserted.
RESERVED	0	Reserved

Table 2-27: Generator Encoding Register (Address Offset 0x0068)

0x0068	GENERATOR ENCODING	R/W
Name	B its	Description
RESERVED	31:10	Reserved
CHROMA_PARITY	9:8	Generated Chroma Parity 0: Chroma Active during even active-video lines of frame. Active every pixel of active line 1: Chroma Active during odd active-video lines of frame. Active every pixel of active line 2: Chroma Active during even active video lines of frame. Active every even pixel of active line, inactive every odd pixel 3: Chroma Active during odd active video lines of frame. Active every even pixel of active line, inactive every odd pixel
RESERVED	7:4	Reserved
VIDEO_FORMAT	3:0	Generated Video Format Denotes when the active_chroma signal is active. 0: YUV 4:2:2 - Active_chroma is active during the same time active_video is active. 1: YUV 4:4:4 - Active_chroma is active during the same time active_video is active. 2: RGB - Active_chroma is active during the same time active_video is active. 3: YUV 4:2:0- Active_chroma is active every other line during the same time active_video is active. See The CHROMA_PARITY bits to control which lines and pixels.

Table 2-28: Generator Polarity Register (Address Offset 0x006C)

0x006C	GENERATOR POLARITY	R/W
Name	B its	Description
RESERVED	31:6	Reserved
ACTIVE_CHROMA_POL	5	Generated Active Chroma Polarity 0: Active Low Polarity 1: Active High Polarity
ACTIVE_VIDEO_POL	4	Generated Active Video Polarity 0: Active Low Polarity 1: Active High Polarity
HSYNC_POL	3	Generated Horizontal Sync Polarity 0: Active Low Polarity 1: Active High Polarity
VSNC_POL	2	Generated Vertical Sync Polarity 0: Active Low Polarity 1: Active High Polarity

Table 2-28: Generator Polarity Register (Address Offset 0x006C)

0x006C	GENERATOR POLARITY	R/W
Name	B its	Description
HBLANK_POL	1	Generated Horizontal Blank Polarity 0: Active Low Polarity 1: Active High Polarity
VBLANK_POL	0	Generated Vertical Blank Polarity 0: Active Low Polarity 1: Active High Polarity

Table 2-29: Generator Horizontal Frame Size Register (Address Offset 0x0070)

0x0070	GENERATOR HSIZE	R/W
Name	B its	Description
RESERVED	31:13	Reserved
FRAME_HSIZE	12:0	Generated Horizontal Frame Size. The width of the frame with blanking in number of pixels/clocks.

Table 2-30: Generator Vertical Frame Size Register (Address Offset 0x0074)

0x0074	GENERATOR VSIZE	R/W
Name	B its	Description
RESERVED	31:13	Reserved
FRAME_VSIZE	12:0	Generated Vertical Frame Size. The height of the frame with blanking in number of lines.

Table 2-31: Generator Horizontal Sync Register (Address Offset 0x0078)

0x0078	GENERATOR HSYNC	R/W
Name	B its	Description
RESERVED	31:29	Reserved
HSYNC_END	28:16	Generated Horizontal Sync End End cycle index of horizontal sync. Denotes the first cycle hsync_in is de-asserted.
RESERVED	15:13	Reserved
HSYNC_START	12:0	Generated Horizontal Sync End Start cycle index of horizontal sync. Denotes the first cycle hsync_in is asserted.

Table 2-32: Generator Vertical Blank Cycle Register (Address Offset 0x007C)

0x007C	GENERATOR FO_VBLANK_H	R/W
Name	Bits	Description
RESERVED	31:29	Reserved
FO_VBLANK_HEND	28:16	Generated Vertical Blank Horizontal End End Cycle index of vertical blank. Denotes the first cycle vblank_in is de-asserted.
RESERVED	15:13	Reserved
FO_VBLANK_HSTART	12:0	Generated Vertical Blank Horizontal Start Start Cycle index of vertical blank. Denotes the first cycle vblank_in is asserted.

Table 2-33: Generator Vertical Sync Line Register (Address Offset 0x0080)

0x0080	GENERATOR FO_VSYNC_V	R/W
Name	Bits	Description
RESERVED	31:29	Reserved
FO_VSYNC_VEND	28:16	Generated Vertical Sync Vertical End End Line index of vertical sync. Denotes the first line vsync_in is de-asserted.
RESERVED	15:13	Reserved
FO_VSYNC_VSTART	12:0	Generated Vertical Sync Vertical Start Start line index of vertical sync. Denotes the first line vsync_in is asserted.

Table 2-34: Generator Vertical Sync Cycle Register (Address Offset 0x0084)

0x0084	GENERATOR FO_VSYNC_H	R/W
Name	Bits	Description
RESERVED	31:29	Reserved
FO_VSYNC_HEND	28:16	Generated Vertical Sync Horizontal End End cycle index of vertical sync. Denotes the first cycle vsync_in is de-asserted.
RESERVED	15:13	Reserved
FO_VSYNC_HSTART	12:0	Generated Vertical Sync Horizontal Start Start cycle index of vertical sync. Denotes the first cycle vsync_in is asserted.

Table 2-35: Frame Sync 0-15 Configuration Registers (Address Offsets 0x0100 - 0x013C)

0x0100	FRAME SYNC 0 CONFIG	R/W
Name	Bits	Description
RESERVED	31:29	Reserved
V_START	28:16	FRAME SYNCHRONIZATION VERTICAL START Vertical line during which the fsync_out[0] output port is asserted active-high. Note: Frame Syncs are not active during the complete line, only in the cycle during which both the V_START and H_START are valid each frame.
RESERVED	15:13	Reserved
H_START	12:0	FRAME SYNCHRONIZATION HORIZONTAL START Horizontal Cycle during which fsync_out[0] output port is asserted active-high

Frame Sync 1-15 Config Registers (address offset 0x0100 - 0x013c) have the same format as the Frame Sync 0 Config Register.

Designing with the Core

Basic Architecture

The Video Timing Controller core contains three modules: the video timing detector, the video timing generator and the interrupt controller. See [Figure 3-1](#).

Either the detector or the generator module can be disabled at instantiation with the GUI to save resources.




Figure 3-1: Video Timing Controller Block Diagram

Control Signals and Timing

The Video Timing Controller Inputs and Outputs are discussed and shown with timing diagrams in the following sections.

The blanking and active period definitions were discussed in [Chapter 1, Overview](#). In addition to these definitions, the period from the start of blanking (or end of active video) to the start of synchronization is called the front porch. The period from the end of synchronization to the end of blanking (or start of active video) is called the back porch. The total horizontal period (including blanking and active video) can also be defined, and similarly the total vertical period.

[Figure 3-2](#) shows the start of the horizontal front porch (Hblank Start), synchronization (Hsync Start), back porch (Hsync End) and active video (SAV). It also shows the start of the vertical front porch (Vblank Start), synchronization (Vsync Start), back porch (Vsync End) and active video (SAV). The total number of horizontal clock cycles is HSIZE and the total number of lines is the VSIZE.

These definitions of video frame periods are used for both [Video Timing Detection](#) and [Video Timing Generation](#).




Figure 3-2: Example Video Frame and Timing Signals with Front and Back Porch

Video Timing Detection

The Video Timing Controller has six optional inputs for detecting the timing of the input video signal: vertical blank, vertical synchronization, horizontal blank, horizontal synchronization, active video and active chroma. The minimum set of inputs required to detect is either vertical blank, horizontal blank and active video or vertical sync, horizontal sync and active video. To enable detection, the *Enable Detection* GUI parameter must be set, and the control register bit 1 must also be set. The GUI parameter allows saving FPGA resources. The *Control Register* allows run-time flexibility. Other GUI parameters can be set to selectively disable detection of one or more input video timing signals.

The detected polarity of each input signal is shown by bits 0-5 of the Detection Polarity Register (address offset 0x2C). High denotes active high polarity, and low denotes active low polarity. Bits 8 and 9 of the Detection Encoding Register shows the number of lines skipped between each active chroma line. Bit 8 High denotes that every other line is skipped (4:2:0), and low denotes that no lines are skipped (4:4:4 or 4:2:2). Bit 9 High denotes that every other pixel is skipped, and low denotes that no pixels are skipped.

Video Timing Generation

The Video Timing Controller can generate up to six output video signals: vertical blank, vertical synchronization, horizontal blank, horizontal synchronization, active video and active chroma. To enable generation of these signals, the *Enable Generation* GUI parameter must be set, and the control register bit 0 or bit 2 must also be set. Other GUI parameters can be set to selectively disable generation of one or more video timing signals.

The polarity of each output signal can be set by bits 0-5 of the Generator Polarity Register (Address Offset 0x006C). High denotes active high polarity, and low denotes active low polarity. Bits 8 and 9 of the Control Register also sets the number of lines skipped between each active chroma line. Bit 8 High denotes that every other line is skipped (4:2:0), and low denotes that no lines are skipped (4:4:4 or 4:2:2). Bit 9 High denotes that every other pixel is skipped, and low denotes that no pixels are skipped.

The Video Timing Controller has bits in the *Control Register* called *Source Selects* to select the internal detection registers or the external input generation registers. These bits allow the detected timing (if enabled) to control the generated outputs or allow the host processor to override each value independently via the generation registers at address offset 0x0060 - 0x0084, as described in [Table 2-9](#).

[Table 3-1](#) through [Table 3-6](#) show example settings of the input control busses and the resultant video timing output signals.

Horizontal Generation Configuration Example

Programming the horizontal generation registers to the values shown in [Table 3-1](#) will result in the video timing signal outputs shown in [Figure 3-3](#).

Notice that in [Table 3-1](#) the Control Register bit 2 is set to enable generation, that all source selects are set to 1 to select the Generation Registers and that the polarity bits are all set to 1 to configure the outputs for active high polarity.

Table 3-1: Example Horizontal Generation Register Inputs

Register Address	Register Name	Value
0x0060	Generator Active Size	0x0003_0003
0x0070	Generator HSize	0x0000_0007
0x0078	Generator HSync	0x0002_0001
0x0068	Generator Encoding	0x0000_0000
0x006C	Generator Polarity	0x0000_003f
0x0000	Control	0x01ff_ff07




Figure 3-3: Generated Horizontal Timing

Note: All signals are shown active high. The polarities of the output signals can be changed at any time via the GENERATOR POLARITY REGISTER (0x006C).

Vertical Generation Configuration Example

Programming the generation registers to the values shown in [Table 3-2](#) will result in the video timing signal outputs shown in [Figure 3-4](#).

Notice that in [Table 3-2](#) the Generator Encoding Register bits [3:0] are set to 0 to configure the number of lines skipped between each active chroma line to be 0. This configures the Active Chroma output signal for 4:4:4 or 4:2:2 mode in which every line contains valid chroma samples.

Table 3-2: Example Vertical Generation Register Inputs

Register Address	Register Name	Value
0x0060	Generator Active Size	0x0004_0003
0x0070	Generator HSize	0x0000_0007
0x0074	Generator VSize	0x0000_0007
0x0078	Generator HSync	0x0002_0001
0x0080	Generator Frame 0 Vsync	0x0002_0001
0x0068	Generator Encoding	0x0000_0000

Table 3-2: (Cont'd)Example Vertical Generation Register Inputs

Register Address	Register Name	Value
0x006C	Generator Polarity	0x0000_003f
0x0000	Control	0x01ff_ff07




Figure 3-4: Generated Vertical Timing (4:4:4 Chroma)

Vertical Generation Configuration Example with Active Chroma for YUV 4:2:0 Active for Even Lines

Programming the vertical generation registers to the values shown in Table 3-3 will result in the video timing signal outputs shown in Figure 3-5.

Notice that in Table 3-3 the Generator Encoding Register bits [3:0] are set to 0b0011 to configure the number of lines skipped between each active chroma line to be one line. This configures the Active Chroma output signal for 4:2:0 mode in which only every other line contains valid chroma samples.

Table 3-3: Example Vertical Generation Register Inputs (4:2:0 Chroma)

Register Address	Register Name	Value
0x0060	Generator Active Size	0x0004_0003
0x0070	Generator HSize	0x0000_0007
0x0074	Generator VSize	0x0000_0007
0x0078	Generator HSync	0x0002_0001
0x0080	Generator Frame 0 Vsync	0x0002_0001
0x0068	Generator Encoding	0x0000_0003
0x006C	Generator Polarity	0x0000_003f
0x0000	Control	0x01ff_ff07




Figure 3-5: Generated Vertical Timing (4:2:0 Chroma)

Vertical Generation Configuration Example with Active Chroma for YUV 4:2:0 Active for Odd Lines

Programming the vertical generation registers to the values shown in Table 3-4 will result in the video timing signal outputs shown in Figure 3-6.

Notice that the Generator Encoding Register bits [3:0] are set to 0b0011, as in the previous example. Bits [9:8] of the Generator Encoding Register is set to 1 instead of 0. This configures the Active Chroma output signal for 4:2:0 mode, but with the opposite line set.

Table 3-4: Example Vertical Generation Register Inputs (Alternate 4:2:0 Chroma)

Register Address	Register Name	Value
0x0060	Generator Active Size	0x0004_0003
0x0070	Generator HSize	0x0000_0007
0x0074	Generator VSize	0x0000_0007
0x0078	Generator HSync	0x0002_0001
0x0080	Generator Frame 0 Vsync	0x0002_0001
0x0068	Generator Encoding	0x0000_0103
0x006C	Generator Polarity	0x0000_003f
0x0000	Control	0x01ff_ff07




Figure 3-6: Generated Vertical Timing (Alternate 4:2:0 Chroma)

Timing Regeneration Example with Selective Signals Overridden

Table 3-5 shows the detection register values for the source video timing in Figure 3-7. Programming the horizontal generation registers to the values shown in Table 3-6 will result in the video timing signal outputs shown in Figure 3-7.

Table 3-5: Example Horizontal Detection Register Outputs

Register Address	Register Name	Value
0x0020	Detector Active Size	0x0004_0003
0x0030	Detector HSize	0x0000_0007
0x0038	Detector HSync	0x0002_0001
0x0038	Detector Encoding	0x0000_0000
0x003C	Detector Polarity	0x0000_003f

Notice that all polarities bits are high in the Detection Polarity Register, signifying that all inputs are detected to have an active high polarity.

Table 3-6: Example Horizontal Generation Register Inputs

Generation Register Input	Value
gen_hfp_start	0x006
gen_hactive_start	0x005
control	0x07e0_1207

Notice, in the Control Register, that bit 2 is set to enable generation, bit 3 is set to enable detection and bit 5 is set to enable synchronizing the generated output to the detected inputs.

The Horizontal Size (ACTIVE_HSIZE_SRC) Source Select (bit 9 of the Control Register) is set to 1. All other source selects are low, signifying that all other detection registers should be used.

Also notice that the polarity of the output horizontal synchronization has been changed to active low by clearing bit 3 of the Generator Polarity Register.




Figure 3-7: Detected and Regenerated Horizontal Timing

Note: All generated outputs remain synchronized to the inputs. The only changes made to the output are to the horizontal synchronization polarity and to the active video start and stop times.

Synchronization

Generation of the video timing output signals can be synchronized to the detected video timing input signals or generated independently. Synchronization of the output to the input allows the developer to override each individual timing signal with different settings such as signal polarity or start time. For example, the active video signal could be regenerated shifted one cycle earlier or later. This provides a flexible method for regenerating video timing output signals with different settings while remaining synchronized to the input timing.

The Video Timing Controller also has a GUI parameter, called Auto Generation Mode, to control the behavior of the generated outputs based on the detected inputs. When the Auto Generation Mode parameter is set, the generated video timing outputs will change based on the detected inputs. If this parameter is not set, then the video timing outputs will be generated based on only the first detected input format. (If the detector loses lock, the generated outputs will continue to be generated.) To change output timing while Auto Generation Mode is set, timing detection must first be disabled by clearing bit 1 in the Control Register and then re-enabling, if any of the Source Select bits are low.

Frame Syncs

The Video Timing Controller has a frame synchronization output bus. Each bit can be configured to toggle high for any one clock cycle during each video frame. Each bit is independently configured for horizontal and vertical clock cycle position with the Frame Sync Configuration Registers (address offsets 0x0100 - 0x013c).

Interrupts

The Video Timing Controller has an active high interrupt output port named "irq". This output is set high when an interrupt occurs and set low when the interrupt event has been cleared. The Video Timing Controller also contains three 32-bit registers for configuring and reporting status of interrupts: the Interrupt Status/Clear, the Interrupt Enable and the Interrupt Clear Registers. A logical AND is performed on the Interrupt Enable Register and the Interrupt Status Register to set the interrupt output high. The Interrupt Clear Register is used to clear the Interrupt Status Register. Interrupt Status Register bits are cleared only on the rising edge of the corresponding Interrupt Clear Register. Therefore, each bit in the Interrupt Clear Register must be driven low before being driven high to clear the status register bits.

Use Model

This section illustrates a likely usage scenario for the Xilinx Video Timing Controller core.




Figure 3-8: Example Video Timing Controller Use Model

Figure 3-8 shows four features of the Video Timing Controller being utilized in a video system:

1. Detection of the source video frame timing
2. Generation of video timing signals
3. Generation of two Frame Syncs to control the Video Processors
4. Connection to a Host Processor via the AXI4-Lite interface

To detect the timing of the source video, the timing signals are connected to the Video Timing Controller Detection Module. Both the timing and the signal polarity of the timing signals are captured and easily read by the host processor.

Video timing signals are generated to control a AXI4-Stream to Video-Out module and an external display. The timing of these output signals is controlled by the host processor. The Video Timing Controller can be configured in real-time to replicate the source video format or to slightly change the format on the output, for example, in cases where the input signals

are positive polarity yet the display requires negative polarity synchronization signals. The Video Timing Controller can also be reconfigured in real-time to output a completely different format from the input source.

Two Frame Sync outputs are generated to control Video Processor 1 and Video Processor 2. These outputs could be used to control when Video Processor 2 starts processing relative to when Video Processor 1 starts processing. These Frame Syncs can be reconfigured in real-time as well.

The Video Timing Controller is connected to a Host Processor in this example. The AXI4-Lite Interface allows for easy connection between status/control registers and the host processor. In addition, the Video Timing Controller interrupt output can also be used to synchronize the software with hardware events.

If the video system requires that no in-complete video frames are sent from the Video-In To AXI4-Stream core, then the Video Timing Controller must be configured to drive the `axis_enable` input with bit 8 of the `INTC_IF` bus. This bus must be enabled with the "Include INTC Interface".

Clocking

The Video Timing Controller core has one clock (`ack`) that is used to clock the entire core. This includes the AXI4-Lite interface and the core logic.

Resets

The Video Timing Controller core has one reset (`resetn`) that is used for the entire core. The reset is active-Low.

Protocol Description

The Video Timing Controller core register interface is compliant with the AXI4-Lite interface.

SECTION II: VIVADO DESIGN SUITE

Customizing and Generating the Core

Constraining the Core

Detailed Example Design

Customizing and Generating the Core

This chapter includes information on using Xilinx tools to customize and generate the core.

Graphical User Interface

The Xilinx Video Timing Controller core is easily configured to meet the developer's specific needs through the Vivado tools graphical user interface (Figure 4-1). This section provides a quick reference to parameters that can be configured at generation time.




Figure 4-1: Video Timing Controller CORE Generator GUI

The GUI displays a representation of the IP symbol on the left side and the parameter assignments on the right side, described as follows:

- **Component Name:** The component name is used as the base name of output files generated for the module. Names must begin with a letter and must be composed from characters: a to z, 0 to 9 and "_".

Note: The name `v_tc_v5_00_a` is not allowed.

- **Optional Features:**

- **Include AXI4-Lite Register Interface:** When selected, the core will be generated with an AXI4-Lite interface, which gives access to dynamically program and change processing parameters. For more information, refer to [Control Interface in Chapter 2](#).
- **Include INTC Interface:** When selected, the core will generate the optional INTC_IF port, which gives parallel access to signals indicating frame processing status and error conditions.
- **Auto Generation Mode:** When enabled, this parameter will cause the generated video timing outputs to change based on the detected inputs. If this parameter is disabled, the video timing outputs will be generated based on only the first detected input format. The output for the generated synchronization signals will continue even if the detection block loses lock. This parameter is available only if both the *Enable Generation* and *Enable Detection* parameters are enabled.

Note: This parameter has an effect only if one or more of the source select control register bits are set to low.

- **Horizontal Blank Generation:** This parameter enables or disables generating the horizontal blank output.
- **Horizontal Sync Generation:** This parameter enables or disables generating the horizontal synchronization output.
- **Vertical Blank Generation:** This parameter enables or disables generating the vertical blank output.
- **Vertical Sync Generation:** This parameter enables or disables generating the vertical synchronization output.
- **Active Video Generation:** This parameter enables or disables generating the active video output.
- **Active Chroma Generation:** This parameter enables or disables generating the active chroma output.
- **Max Clocks per Line:** This parameter sets the maximum number of clock cycles per video line that the Video Timing Controller can generate or detect. Values of 128, 256, 512, 1024, 2048, 4096 and 8192 are valid.
- **Max Lines per Frame:** This parameter sets the maximum number of lines per video frame that the Video Timing Controller can generate or detect. Values of 128, 256, 512, 1024, 2048, 4096 and 8192 are valid.
- **Frame Syncs:** This parameter sets the number of frame synchronization outputs to generate and supports up to 16 independent outputs.
- **Enable Generation:** This parameter enables or disables the video timing outputs.
- **Auto Generation Mode:** When enabled, this parameter will cause the generated video timing outputs to change based on the detected inputs. If this parameter is disabled, the video timing outputs will be generated based on only the first detected input

format. The output for the generated synchronization signals will continue even if the detection block loses lock. This parameter is available only if both the *Enable Generation* and *Enable Detection* parameters are enabled.

Note: This parameter has an effect only if one or more of the source select control register bits are set to low.

- **Horizontal Blank Generation:** This parameter enables or disables generating the horizontal blank output.
- **Horizontal Sync Generation:** This parameter enables or disables generating the horizontal synchronization output.
- **Vertical Blank Generation:** This parameter enables or disables generating the vertical blank output.
- **Vertical Sync Generation:** This parameter enables or disables generating the vertical synchronization output.
- **Active Video Generation:** This parameter enables or disables generating the active video output.
- **Active Chroma Generation:** This parameter enables or disables generating the active chroma output.
- **Enable Detection:** This parameter enables or disables the detecting the timing of the video inputs.
 - **Horizontal Blank Detection:** This parameter enables or disables detecting the horizontal blank input.
 - **Horizontal Sync Detection:** This parameter enables or disables detecting the horizontal synchronization input.
 - **Vertical Blank Detection:** This parameter enables or disables detecting the vertical blank input.
 - **Vertical Sync Detection:** This parameter enables or disables detecting the vertical synchronization input.
 - **Active Video Detection:** This parameter enables or disables detecting the active video input.
 - **Active Chroma Detection:** This parameter enables or disables detecting the active chroma input.

Output Generation

Vivado generates the files necessary to build the core and place those files in the `<project>/<project>.srcs/sources_1/ip/<core>` directory.

File Details

The Vivado tools output consists of some or all the following files.

Table 4-1: CORE Generator Software Output

Name	Description
v_tc_v5_00_a	Library directory for the v_tc_v5_00_a core IP-XACT XML file describes which options were used to generate the core. An XCI file can also be used as a source file.
v_tc_v5_00_a.veo	Verilog instantiation template
v_tc_v5_00_a.vho	VHDL instantiation template
v_tc_v5_00_a.xci	IP-XACT XML file describes which options were used to generate the core. An XCI file can also be used as a source file.
v_tc_v5_00_a.xml	IP-XACT XML file describes how the core is constructed to build the core.

Constraining the Core

Required Constraints

The CLK pin should be constrained at the pixel clock rate desired for your video stream. The S_AXI_ACLK pin should be constrained at the frequency of the AXI4-Lite sub-system.

Device, Package, and Speed Grade Selections

There are no device, package, or speed grade requirements for this core. For a complete listing of supported devices, see the release notes for this core. For a complete listing of supported devices, see the [release notes](#) for this core.

Clock Frequencies

The pixel clock (CLK) frequency is the required frequency for this core. See [Maximum Frequencies in Chapter 2](#). The S_AXI_ACLK maximum frequency is the same as the CLK maximum.

Clock Management

The core automatically handles clock domain crossing between the CLK (video pixel clock) and the S_AXI_ACLK (AXI4-Lite) clock domains. The S_AXI_ACLK clock can be slower or faster than the CLK clock signal, but must not be more than 128x faster than CLK.

Clock Placement

There are no specific clock placement requirements for this core.

Banking

There are no specific Banking rules for this core.

Transceiver Placement

There are no Transceiver Placement requirements for this core.

I/O Standard and Placement

There are no specific I/O standards and placement requirements for this core.

Detailed Example Design

No example design is available at the time for the LogiCORE IP Video Timing Controller v5.00.a core.

Demonstration Test Bench

A demonstration test bench is provided which enables core users to observe core behavior in a typical use scenario. The user is encouraged to make simple modifications to the test conditions and observe the changes in the waveform.

Test Bench Structure

The top-level entity, `tb_main.v`, instantiates the following modules:

- DUT
The TC core instance under test.
- axi4lite_mst
The AXI4-Lite master module, which initiates AXI4-Lite transactions to program core registers.
- axi4s_video_mst
The AXI4-Stream master module, which opens the stimuli txt file and initiates AXI4-Stream transactions to provide stimuli data for the core. The test bench automatically translates the AXI4-Stream into video timing including blanks and sync.
- axi4s_video_slv
The AXI4-Stream slave module, which opens the result txt file and verifies transactions from the core
- ce_gen

Programmable Clock Enable (ACLKEN) generator

Running the Simulation

- Simulation using ModelSim for Linux:
From the console, Type "source run_mti.sh".
- Simulation using iSim for Linux:
From the console, Type "source run_isim.sh".
- Simulation using ModelSim for Windows:
Double-click on "run_mti.bat" file.
- Simulation using iSim:
Double-click on "run_isim.bat" file.

Directory and File Contents

The directory structure underneath the top-level folder is:

- expected:
Contains the pre-generated expected/golden data used by the test bench to compare actual output data.
- stimuli:
Contains the pre-generated input data used by the test bench to stimulate the core (including register programming values).
- Results:
Actual output data will be written to a file in this folder.
- Src:
Contains the .vhd simulation files and the .xco CORE Generator parameterization file of the core instance. The .vhd file is a netlist generated using CORE Generator. The .xco file can be used to regenerate a new netlist using CORE Generator.

The available core C-model can be used to generate stimuli and expected results for any user bmp image. For more information, refer to [Chapter 4, C Model Reference](#).

The top-level directory contains packages and Verilog modules used by the test bench, as well as:

- isim_wave.wcfg:
Waveform configuration for ISIM

- mti_wave.do:
Waveform configuration for ModelSim
- run_isim.bat :
Runscript for iSim in Windows
- run_isim.sh:
Runscript for iSim in Linux
- run_mti.bat:
Runscript for ModelSim in Windows
- run_mti.sh:
Runscript for ModelSim in Linux

SECTION III: ISE DESIGN SUITE

Customizing and Generating the Core

Constraining the Core

Detailed Example Design

Customizing and Generating the Core

This chapter includes information on using Xilinx tools to customize and generate the core.

Graphical User Interface

The Xilinx Video Timing Controller core is easily configured to meet the developer's specific needs through the CORE Generator graphical user interface (Figure 7-1), or through the EDK GUI (Figure 7-2). This section provides a quick reference to parameters that can be configured at generation time.




Figure 7-1: Video Timing Controller CORE Generator GUI

The GUI displays a representation of the IP symbol on the left side and the parameter assignments on the right side, described as follows:

- **Component Name:** The component name is used as the base name of output files generated for the module. Names must begin with a letter and must be composed from characters: a to z, 0 to 9 and "_".
Note: The name `v_tc_v5_00_a` is not allowed.
- **Optional Features:**
 - **Include AXI4-Lite Register Interface:** When selected, the core will be generated with an AXI4-Lite interface, which gives access to dynamically program and change processing parameters. For more information, refer to [Control Interface in Chapter 2](#).
 - **Include INTC Interface:** When selected, the core will generate the optional INTC_IF port, which gives parallel access to signals indicating frame processing status and error conditions.
 - **Auto Generation Mode:** When enabled, this parameter will cause the generated video timing outputs to change based on the detected inputs. If this parameter is disabled, the video timing outputs will be generated based on only the first detected input format. The output for the generated synchronization signals will continue even if the detection block loses lock. This parameter is available only if both the *Enable Generation* and *Enable Detection* parameters are enabled.
Note: This parameter has an effect only if one or more of the source select control register bits are set to low.
 - **Horizontal Blank Generation:** This parameter enables or disables generating the horizontal blank output.
 - **Horizontal Sync Generation:** This parameter enables or disables generating the horizontal synchronization output.
 - **Vertical Blank Generation:** This parameter enables or disables generating the vertical blank output.
 - **Vertical Sync Generation:** This parameter enables or disables generating the vertical synchronization output.
 - **Active Video Generation:** This parameter enables or disables generating the active video output.
 - **Active Chroma Generation:** This parameter enables or disables generating the active chroma output.
 - **Synchronize Generator to Detector:** When selected, the timing generator will automatically synchronize to the detector by default. Otherwise, the generator will be in free-run mode.

- **Maximum Clocks per Line:** This parameter sets the maximum number of clock cycles per video line that the Video Timing Controller can generate or detect. Values of 128, 256, 512, 1024, 2048, 4096 and 8192 are valid.
- **Maximum Lines per Frame:** This parameter sets the maximum number of lines per video frame that the Video Timing Controller can generate or detect. Values of 128, 256, 512, 1024, 2048, 4096 and 8192 are valid.
- **Frame Syncs:** This parameter sets the number of frame synchronization outputs to generate and supports up to 16 independent outputs.
- **Enable Generation:** This parameter enables or disables the video timing outputs.
- **Auto Generation Mode:** When enabled, this parameter will cause the generated video timing outputs to change based on the detected inputs. If this parameter is disabled, the video timing outputs will be generated based on only the first detected input format. The output for the generated synchronization signals will continue even if the detection block loses lock. This parameter is available only if both the *Enable Generation* and *Enable Detection* parameters are enabled.

Note: This parameter has an effect only if one or more of the source select control register bits are set to low.

- **Horizontal Blank Generation:** This parameter enables or disables generating the horizontal blank output.
- **Horizontal Sync Generation:** This parameter enables or disables generating the horizontal synchronization output.
- **Vertical Blank Generation:** This parameter enables or disables generating the vertical blank output.
- **Vertical Sync Generation:** This parameter enables or disables generating the vertical synchronization output.
- **Active Video Generation:** This parameter enables or disables generating the active video output.
- **Active Chroma Generation:** This parameter enables or disables generating the active chroma output.
- **Enable Detection:** This parameter enables or disables the detecting the timing of the video inputs.
 - **Horizontal Blank Detection:** This parameter enables or disables detecting the horizontal blank input.
 - **Horizontal Sync Detection:** This parameter enables or disables detecting the horizontal synchronization input.
 - **Vertical Blank Detection:** This parameter enables or disables detecting the vertical blank input.

- **Vertical Sync Detection:** This parameter enables or disables detecting the vertical synchronization input.
- **Active Video Detection:** This parameter enables or disables detecting the active video input.
- **Active Chroma Detection:** This parameter enables or disables detecting the active chroma input.

EDK pCore Graphical User Interface

When the Xilinx Video Timing Controller core is generated from the EDK software as an EDK pCore, it is generated with each option set to the default value. All customizations of a Video Timing Controller pCore are done with the EDK pCore graphical user interface (GUI). [Figure 7-2](#) illustrates the EDK pCore GUI for the Video Timing Controller pCore. All of the options in the EDK pCore GUI for the Video Timing Controller core correspond to the same options in the CORE Generator software GUI. See [Graphical User Interface](#) for details about each option.




Figure 7-2: EDK pCore GUI

Parameter Values in the XCO File

Table 1 defines valid entries for the Xilinx CORE Generator (XCO) parameters. Xilinx strongly suggests that XCO parameters are not manually edited in the XCO file; instead, use the CORE Generator software GUI to configure the core and perform range and parameter value checking. The XCO parameters are helpful in defining the interface to other Xilinx tools.

Table 7-1: XCO Parameters

XCO Parameter	Default	Valid Values
component_name	v_tc_v5_00_a	ASCII text using characters: a..z, 0..9 and "_" starting with a letter. Note: "v_tc_v5_00_a" is not allowed.
Active_Chroma_Detection	false	true, false
Active_Chroma_Generation	false	true, false
Active_Video_Detection	true	true, false
Active_Video_Generation	true	true, false
Auto_Generation_Mode	false	true, false
Enable_Detection	false	true, false
Enable_Generation	true	true, false
FSYNC_HSTART0	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART1	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART10	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART11	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART12	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART13	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART14	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART15	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART2	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART3	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART4	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART5	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART6	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART7	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART8	0	0:(Max_Clocks_Per_Line-1)
FSYNC_HSTART9	0	0:(Max_Clocks_Per_Line-1)
FSYNC_VSTART0	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART1	0	0:(Max_Lines_Per_Frame-1)

Table 7-1: XCO Parameters (Cont'd)

XCO Parameter	Default	Valid Values
FSYNC_VSTART10	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART11	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART12	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART13	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART14	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART15	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART2	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART3	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART4	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART5	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART6	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART7	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART8	0	0:(Max_Lines_Per_Frame-1)
FSYNC_VSTART9	0	0:(Max_Lines_Per_Frame-1)
Frame_Syncs	1	1:16
GEN_ACHROMA_POLARITY	High	High, Low
GEN_AVIDEO_POLARITY	High	High, Low
GEN_CPARITY	1	
GEN_F0_VBLANK_HEND	1280	0:(Max_Clocks_Per_Line-1)
GEN_F0_VBLANK_HSTART	1280	0:(Max_Clocks_Per_Line-1)
GEN_F0_VFRAME_SIZE	750	0:(Max_Lines_Per_Frame-1)
GEN_F0_VSYNC_HEND	1280	0:(Max_Clocks_Per_Line-1)
GEN_F0_VSYNC_HSTART	1280	0:(Max_Clocks_Per_Line-1)
GEN_F0_VSYNC_VEND	730	0:(Max_Lines_Per_Frame-1)
GEN_F0_VSYNC_VSTART	725	0:(Max_Lines_Per_Frame-1)
GEN_HACTIVE_SIZE	1280	0:(Max_Clocks_Per_Line-1)
GEN_HBLANK_POLARITY	High	High, Low
GEN_HFRAME_SIZE	1650	0:(Max_Clocks_Per_Line-1)
GEN_HSYNC_END	1430	0:(Max_Clocks_Per_Line-1)
GEN_HSYNC_POLARITY	High	High, Low
GEN_HSYNC_START	1390	0:(Max_Clocks_Per_Line-1)
GEN_VACTIVE_SIZE	720	0:(Max_Lines_Per_Frame-1)
GEN_VBLANK_POLARITY	High	High, Low
GEN_VIDEO_FORMAT	RGB	RGB, YUV_444, YUV_422, YUV_420

Table 7-1: XCO Parameters (Cont'd)

XCO Parameter	Default	Valid Values
GEN_VSYNC_POLARITY	High	High, Low
HAS_AXI4_LITE	true	true, false
HAS_INTC_IF	false	true, false
Horizontal_Blank_Detection	true	true, false
Horizontal_Blank_Generation	true	true, false
Horizontal_Sync_Detection	true	true, false
Horizontal_Sync_Generation	true	true, false
Max_Clocks_Per_Line	8192	128,256,512,1024,2048,4096,8192
Max_Lines_Per_Frame	8192	128,256,512,1024,2048,4096,8192
SYNC_EN	false	true, false
Vertical_Blank_Detection	true	true, false
Vertical_Blank_Generation	true	true, false
Vertical_Sync_Detection	true	true, false
Vertical_Sync_Generation	true	true, false
Video_Mode	720p	720p, 480p, 576p, 1080p, 352x288p, 352x576p, 480x576p, 544x576p, 704x576p, 704x480p, 640x480p, 800x600p, 1024x768p, 1280x1024p, 1600x1200p, Custom

Output Generation

This section contains a list of the files generated from CORE Generator.

File Details

The CORE Generator software output consists of some or all the following files.

Table 7-2: CORE Generator Software Output

Name	Description
<component_name>_readme.txt	Readme file for the core.
<component_name>.ngc	The netlist for the core.
<component_name>.veo	The HDL template for instantiating the core.
<component_name>.vho	
<component_name>.v	The structural simulation model for the core. It is used for functionally simulating the core.
<component_name>.vhd	

Table 7-2: CORE Generator Software Output (Cont'd)

Name	Description
<component_name>.xco	Log file from CORE Generator software describing which options were used to generate the core. An XCO file can also be used as an input to the CORE Generator software.
<component_name>_flist.txt	A text file listing all of the output files produced when the customized core was generated in the CORE Generator software.
<component_name>.asy	IP symbol file
<component_name>.gise	ISE® software subproject files for use when including the core in ISE software designs.
<component_name>.xise	

Constraining the Core

Required Constraints

The CLK pin should be constrained at the pixel clock rate desired for your video stream. The S_AXI_ACLK pin should be constrained at the frequency of the AXI4-Lite sub-system.

Device, Package, and Speed Grade Selections

There are no device, package, or speed grade requirements for this core. For a complete listing of supported devices, see the release notes for this core. For a complete listing of supported devices, see the [release notes](#) for this core.

Clock Frequencies

The pixel clock (CLK) frequency is the required frequency for this core. See [Maximum Frequencies in Chapter 2](#). The S_AXI_ACLK maximum frequency is the same as the CLK maximum.

Clock Management

The core automatically handles clock domain crossing between the CLK (video pixel clock) and the S_AXI_ACLK (AXI4-Lite) clock domains. The S_AXI_ACLK clock can be slower or faster than the CLK clock signal, but must not be more than 128x faster than CLK.

Clock Placement

There are no specific clock placement requirements for this core.

Banking

There are no specific Banking rules for this core.

Transceiver Placement

There are no Transceiver Placement requirements for this core.

I/O Standard and Placement

There are no specific I/O standards and placement requirements for this core.

Detailed Example Design

No example design is available at the time for the LogiCORE IP Video Timing Controller v5.00.a core.

Demonstration Test Bench

A demonstration test bench is provided which enables core users to observe core behavior in a typical use scenario. The user is encouraged to make simple modifications to the test conditions and observe the changes in the waveform.

Test Bench Structure

The top-level entity, `tb_main.v`, instantiates the following modules:

- DUT
The TC core instance under test.
- axi4lite_mst
The AXI4-Lite master module, which initiates AXI4-Lite transactions to program core registers.
- axi4s_video_mst
The AXI4-Stream master module, which opens the stimuli txt file and initiates AXI4-Stream transactions to provide stimuli data for the core. The test bench automatically translates the AXI4-Stream into video timing including blanks and sync.
- axi4s_video_slv
The AXI4-Stream slave module, which opens the result txt file and verifies transactions from the core
- ce_gen

Programmable Clock Enable (ACLKEN) generator

Running the Simulation

- Simulation using ModelSim for Linux:
From the console, Type "source run_mti.sh".
- Simulation using iSim for Linux:
From the console, Type "source run_isim.sh".
- Simulation using ModelSim for Windows:
Double-click on "run_mti.bat" file.
- Simulation using iSim:
Double-click on "run_isim.bat" file.

Directory and File Contents

The directory structure underneath the top-level folder is:

- expected:
Contains the pre-generated expected/golden data used by the test bench to compare actual output data.
- stimuli:
Contains the pre-generated input data used by the test bench to stimulate the core (including register programming values).
- Results:
Actual output data will be written to a file in this folder.
- Src:
Contains the .vhd simulation files and the .xco CORE Generator parameterization file of the core instance. The .vhd file is a netlist generated using CORE Generator. The .xco file can be used to regenerate a new netlist using CORE Generator.

The available core C-model can be used to generate stimuli and expected results for any user bmp image. For more information, refer to [Chapter 4, C Model Reference](#).

The top-level directory contains packages and Verilog modules used by the test bench, as well as:

- isim_wave.wcfg:
Waveform configuration for ISIM

- mti_wave.do:
Waveform configuration for ModelSim
- run_isim.bat :
Runscript for iSim in Windows
- run_isim.sh:
Runscript for iSim in Linux
- run_mti.bat:
Runscript for ModelSim in Windows
- run_mti.sh:
Runscript for ModelSim in Linux

SECTION IV: APPENDICES

Verification, Compliance, and Interoperability

Migrating

Debugging

Additional Resources

Verification, Compliance, and Interoperability

Simulation

A highly parameterizable test bench was used to test the Video Timing Controller core. Testing included the following:

- Register accesses
 - Processing of multiple frames of data
 - Testing of various frame sizes including 1080p, 720p, and 480p
 - Varying instantiations of the core
 - Varying the polarity of input and output signals
 - Varying the horizontal offset of the vertical timing signals
 - Regenerating the input on the output
 - Testing of various interrupts
-

Hardware Testing

The Video Timing Controller core has been tested in a variety of hardware platforms at Xilinx to represent a variety of parameterizations, including the following:

- A test design was developed for the core that incorporated a MicroBlaze™ processor, AXI4 Interconnect and various other peripherals. The software for the test system included live video input for the Video Timing Controller core. The Video Timing Controller, in addition to live video, was also connected in loopback allow the generator to feed the detector for a robust loopback test. Various tests could be supported by varying the configuration of the Timing Controller core or by loading a different software executable. The MicroBlaze processor was responsible for:
 - Initializing the appropriate input and output buffers in external memory.

- Initializing the Video Timing Controller core.
- Initializing the HDMI/DVI input and output cores for live video.
- Launching the test.
- Configuring the Video Timing Controller for various input frame sizes and checking the detection/generation loopback connection for correct video detection
- Controlling the peripherals including the UART and AXI VDMA.

Migrating

Migrating to the AXI4-Lite Interface

The Video Timing Controller v4.00.a changed from the PLB processor interface to the EDK pCore AXI4-Lite interface. As a result, all of the PLB-related connections have been replaced with an AXI4-Lite interface. For more information, see the *AXI Reference Guide* at:

www.xilinx.com/support/documentation/ip_documentation/ug761_axi_reference_guide.pdf

Parameter Changes in the XCO File

The Video Timing Controller v5.00.a added the following parameters in the .xco file:

- GEN_ACHROMA_POLARITY
- GEN_AVIDEO_POLARITY
- GEN_CPARITY
- GEN_F0_VBLANK_HEND
- GEN_F0_VBLANK_HSTART
- GEN_F0_VFRAME_SIZE
- GEN_F0_VSYNC_HEND
- GEN_F0_VSYNC_HSTART
- GEN_F0_VSYNC_VEND
- GEN_F0_VSYNC_VSTART
- GEN_HACTIVE_SIZE
- GEN_HBLANK_POLARITY
- GEN_HFRAME_SIZE
- GEN_HSYNC_END

- GEN_HSYNC_POLARITY
- GEN_HSYNC_START
- GEN_VACTIVE_SIZE
- GEN_VBLANK_POLARITY
- GEN_VIDEO_FORMAT
- GEN_VSYNC_POLARITY
- HAS_AXI4_LITE
- HAS_INTC_IF
- SYNC_EN
- Video_Mode

Port Changes

The Video Timing Controller v5.00.a removed all GPP interface ports. The Video Timing Controller v4.00.a.0 added the ability to operate on video frame sizes up to 8192 x 8192. Previous versions supported 4096 x 4096 maximum. If the maximum sizes of 8192 are selected, some GPP ports will be 13 bits wide where on previous versions of the core, these ports were 12 bits.

The Video Timing Controller v4.00.a also added the ability to detect and generate vertical signals with a horizontal offset. In order to report the horizontal start cycle of these vertical signals, the Video Timing Controller v4.00.a added the following new ports:

- gen_v0blank_hstart
- gen_v0blank_hend
- gen_v0sync_hstart
- gen_v0sync_hend
- det_v0blank_hstart
- det_v0blank_hend
- det_v0sync_hstart
- det_v0sync_hend

Functionality Changes

The Video Timing Controller v5.00.a AXI4-Lite register definitions changed from the previous version, simplifying the address map. The Video Timing Controller v5.00.a also added parameters for configuring the core in constant mode, thus the core can be initialized to generate timing after reset without a processor or software. The Video Timing Controller v3.0 added the ability to operate on video frame sizes up to 8192 x 8192. Previous versions supported 4096 x 4096 maximum.

The Video Timing Controller v3.0 also added the ability to detect and generate vertical signals with a horizontal delay offset.

Special Considerations when Migrating to AXI

The Video Timing Controller v3.0 added the support for the AXI4-Lite interface with this version. When using the Video Timing Controller v3.0, please note that the pcore name changed from "timebase" to "axi_vtc". All software driver functions, data structures and filenames also changed from a "xtimebase" prefix to "xvvc" prefix.

Debugging

When debugging, check the following:

- Verify that the clock pin, `aclk`, is connected to the video clock source and is running.
- Verify that reset pin, `aresetn`, is active low and has asserted and deasserted properly.
- Can the Version register be read properly? See [Table 2-9](#) for register definitions.
- Check the interrupt status register lock status (if using detector) or for specific errors. Check [Table 2-10](#) for definitions of each bit.
- Verify that the `vblank_in`, `hblank_in` and `active_video_in` inputs are properly driven or that the `vsync_in`, `hsync_in` and `active_video_in` inputs are properly driven. These are the minimum required port connections for the input to perform detection.
- Verify that bits 0 and 1 of the Control register are set to "1". Bit 0 is the generator enable

Bringing up the AXI4-Lite Interface

[Table C-1](#) describes how to troubleshoot the AXI4-Lite interface.

Table C-1: Troubleshooting the AXI4-Lite Interface

Symptom	Solution
Readback from the Version Register via the AXI4-Lite interface times out, or a core instance without an AXI4-Lite interface seems non-responsive.	Are the <code>S_AXI_ACLK</code> and <code>ACLK</code> pins connected? In EDK, verify that the <code>S_AXI_ACLK</code> and <code>ACLK</code> pin connections in the <code>system.mhs</code> file. The <code>VERSION_REGISTER</code> readout issue may be indicative of the core not receiving the AXI4-Lite interface.
Readback from the Version Register via the AXI4-Lite interface times out, or a core instance without an AXI4-Lite interface seems non-responsive.	Is the core enabled? Is <code>s_axi_aclken</code> connected to <code>vcc</code> ? In EDK, verify that signal <code>ACLKEN</code> is connected in the <code>system.mhs</code> to either <code>net_vcc</code> or to a designated clock enable signal.

Table C-1: Troubleshooting the AXI4-Lite Interface (Cont'd)

Symptom	Solution
Readback from the Version Register via the AXI4-Lite interface times out, or a core instance without an AXI4-Lite interface seems non-responsive.	Is the core in reset? S_AXI_ARESETn and ARESETn should be connected to <code>vcc</code> for the core not to be in reset. In EDK, verify that the S_AXI_ARESETn and ARESETn signals are connected in the system.mhs to either <code>net_vcc</code> or to a designated reset signal.
Readback value for the <code>VERSION_REGISTER</code> is different from expected default values	The core and/or the driver in a legacy EDK/SDK project has not been updated. Ensure that old core versions, implementation files, and implementation caches have been cleared.

Assuming the AXI4-Lite interface works, the second step is to bring up the AXI4-Stream interfaces.

Application Software Development

Device Drivers

The Xilinx Video Timing Controller pCore includes a software driver written in the C Language that the user can use to control the Xilinx Video Timing Controller devices. A high-level API is provided and can be used without detailed knowledge of the Xilinx Video Timing Controller devices. Application developers are encouraged to use this API to access the device features. A low-level API is also provided in case applications prefer to access the devices directly through the system registers described in the previous section.

[Table D-1](#) lists the files that are included with the Xilinx Video Timing Controller pCore driver and their description.

Table D-1: Device Driver Source Files

File Name	Description
xvtc.h	Contains all prototypes of high-level API to access all of the features of the Xilinx Video Timing Controller devices.
xvtc.c	Contains the implementation of high-level API to access all of the features of the Xilinx Video Timing Controller devices except interrupts.
xvtc_intr.c	Contains the implementation of high-level API to access interrupt feature of the Xilinx Video Timing Controller devices.
xvtc_sinit.c	Contains static initialization methods for the Xilinx Video Timing Controller device driver.
xvtc_g.c	Contains a template for a configuration table of Xilinx Video Timing Controller devices. This file is used by the high-level API and will be automatically generated to match the Video Timing Controller device configurations by Xilinx EDK/SDK tools when the software project is built.
xvtc_hw.h	Contains low-level API (that is, register offset/bit definition and register-level driver API) that can be used to access the Xilinx Video Timing Controller devices.
example.c	An example that demonstrates how to control the Xilinx Video Timing Controller devices using the high-level API.

pCore API Functions

This section describes the functions included in the pcore Driver files generated for the Video Timing Controller pCore. The software API is provide to allow easy access to the registers of the pCore as defined in [Table 2-8](#) in the Register Space section. To utilize the API functions provided, the following header files must be included in the user's C code:

- `#include "xparameters.h"`
- `#include "xvtc.h"`

The hardware settings of your system, including the base address of your Video Timing Controller core are defined in the xparameters.h file. The xvtc.h file provides the API access to all of the features of the Object Segmentation device driver. More detailed documentation of the API functions can be found by opening the file index.html in the pCore directory vtc_v2_00_a/doc/html/api.

Functions in xvtc.c

- `int XVtc_CfgInitialize (XVtc *InstancePtr, XVtc_Config *CfgPtr, u32 EffectiveAddr)`

This function initializes a VTC device.

- `void XVtc_Enable (XVtc *InstancePtr, u32 Type)`

This function enables a VTC device.

- `void XVtc_Disable (XVtc *InstancePtr, u32 Type)`

This function disables a VTC device.

- `void XVtc_SetPolarity (XVtc *InstancePtr, XVtc_Polarity *PolarityPtr)`

This function sets up the output polarity of a VTC device.

- `void XVtc_GetPolarity (XVtc *InstancePtr, XVtc_Polarity *PolarityPtr)`

This function gets the output polarity setting used by a VTC device.

- `void XVtc_SetSource (XVtc *InstancePtr, XVtc_SourceSelect *SourcePtr)`

This function sets up the source selecting of a VTC device.

- `void XVtc_GetSource (XVtc *InstancePtr, XVtc_SourceSelect *SourcePtr)`

This function gets the source select setting used by a VTC device.

- `void XVtc_SetSkipLine (XVtc *InstancePtr, int GeneratorChromaSkip)`

This function sets up the line skip setting of the Generator in a VTC device.

- void XVtc_GetSkipLine (XVtc *InstancePtr, int *GeneratorChromaSkipPtr)

This function gets the line skip setting used by the Generator in a VTC device.

- void XVtc_SetSkipPixel (XVtc *InstancePtr, int GeneratorChromaSkip)

This function sets up the pixel skip setting of the Generator in a VTC device.

- void XVtc_GetSkipPixel (XVtc *InstancePtr, int *GeneratorChromaSkipPtr)

This function gets the pixel skip setting used by the Generator in a VTC device.

- void XVtc_SetDelay (XVtc *InstancePtr, int VertDelay, int HoriDelay)

This function sets up the Generator delay setting of a VTC device.

- void XVtc_GetDelay (XVtc *InstancePtr, int *VertDelayPtr, int *HoriDelayPtr)

This function gets the Generator delay setting used by a VTC device.

- void XVtc_SetFSync (XVtc *InstancePtr, u16 FrameSyncIndex, u16 VertStart, u16 HoriStart)

This function sets up the SYNC setting of a Frame Sync used by VTC device.

- void XVtc_GetFSync (XVtc *InstancePtr, u16 FrameSyncIndex, u16 *VertStartPtr, u16 *HoriStartPtr)

This function gets the SYNC setting of a Frame Sync used by VTC device.

- void XVtc_SetGeneratorHoriOffset (XVtc *InstancePtr, XVtc_HoriOffsets *HoriOffsets)

This function sets the VBlank/VSynC Horizontal Offsets for the Generator in a VTC device.

- void XVtc_GetGeneratorHoriOffset (XVtc *InstancePtr, XVtc_HoriOffsets *HoriOffsets)

This function gets the VBlank/VSynC Horizontal Offsets currently used by the Generator in a VTC device.

- void XVtc_GetDetectorHoriOffset (XVtc *InstancePtr, XVtc_HoriOffsets *HoriOffsets)

This function gets the VBlank/VSynC Horizontal Offsets detected by the Detector in a VTC device.

- void XVtc_SetGenerator (XVtc *InstancePtr, XVtc_Signal *SignalCfgPtr)

This function sets up VTC signal to be used by the Generator module in a VTC device.

- void XVtc_GetGenerator (XVtc *InstancePtr, XVtc_Signal *SignalCfgPtr)

This function gets the VTC signal setting used by the Generator module in a VTC device.

- void XVtc_GetDetector (XVtc *InstancePtr, XVtc_Signal *SignalCfgPtr)

This function gets the VTC signal setting used by the Detector module in a VTC device.

- void XVtc_GetVersion (XVtc *InstancePtr, u16 *Major, u16 *Minor, u16 *Revision)

This function returns the version of a VTC device.

Functions in xvtc_sinit.c

- XVtc_Config * XVtc_LookupConfig (u16 DeviceId)

XVtc_LookupConfig returns a reference to an XVtc_Config structure based on the unique device id, DeviceId.

Functions in xvtc_intr.c

- void XVtc_IntrHandler (void *InstancePtr)

This function is the interrupt handler for the VTC driver.

- int XVtc_SetCallBack (XVtc *InstancePtr, u32 HandlerType, void *CallBackFunc, void *CallBackRef)

This routine installs an asynchronous callback function for the given HandlerType:.

Additional Resources

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

<http://www.xilinx.com/support>.

For a glossary of technical terms used in Xilinx documentation, see:

http://www.xilinx.com/support/documentation/sw_manuals/glossary.pdf.

For a comprehensive listing of Video and Imaging application notes, white papers, reference designs and related IP cores, see the Video and Imaging Resources page at:

http://www.xilinx.com/esp/video/refdes_listing.htm#ref_des.

Solution Centers

See the [Xilinx Solution Centers](#) for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

References

These documents provide supplemental material useful with this user guide:

- [UG761 AXI Reference Guide](#)

Technical Support

Xilinx provides technical support at www.xilinx.com/support for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

See the IP Release Notes Guide ([XTP025](#)) for more information on this core. For each core, there is a master Answer Record that contains the Release Notes and Known Issues list for the core being used. The following information is listed for each version of the core:

- New Features
- Resolved Issues
- Known Issues

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
10/19/2011	1.0	Initial Xilinx release of Product Guide, replacing DS857.
4/24/2012	2.0	Updated for core version. Added Zynq-7000 devices, added AXI4-Stream interfaces, deprecated GPP interface.
07/25/2012	3.0	Updated for core version. Added Vivado information.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

© Copyright 2011-2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.