

Test Pattern Generator v6.0

LogiCORE IP Product Guide

Vivado Design Suite

PG103 October 1, 2014

Table of Contents

IP Facts

Chapter 1: Overview

Feature Summary	5
Applications	6
Licensing and Ordering Information	6

Chapter 2: Product Specification

Standards	7
Performance	7
Resource Utilization	8
Core Interfaces and Register Space	9

Chapter 3: Designing with the Core

General Design Guidelines	25
Clock, Enable, and Reset Considerations	26
System Considerations	28

Chapter 4: Design Flow Steps

Customizing and Generating the Core	30
Constraining the Core	33
Simulation	34
Synthesis and Implementation	34

Chapter 5: C Model Reference

Chapter 6: Detailed Example Design

Chapter 7: Test Bench

Demonstration Test Bench	37
------------------------------------	----

Appendix A: Verification, Compliance, and Interoperability

Simulation	39
----------------------	----

Hardware Testing	39
Interoperability	40
Appendix B: Migrating and Upgrading	
Migrating to the Vivado Design Suite.....	41
Upgrading in Vivado Design Suite.....	41
Appendix C: Debugging	
Finding Help on Xilinx.com	42
Debug Tools	43
Hardware Debug	44
Interface Debug	45
Appendix D: Additional Resources and Legal Notices	
Xilinx Resources	48
References	48
Revision History	49
Please Read: Important Legal Notices	49

Introduction

The Xilinx® LogiCORE™ IP Test Pattern Generator core generates test patterns for video system bring up, evaluation, and debugging. The core provides a wide variety of tests patterns enabling you to debug and assess video system color, quality, edge, and motion performance. The core can be inserted in an AXI4-Stream video interface that allows user-selectable pass-through of system video signals or insertion of test patterns.

Features

- Color bars
- Zone plate with adjustable sweep and speed
- Temporal and spatial ramps
- Moving box with selectable size and color over any available test pattern
- RGB, YUV 444, YUV 422, Monochrome support, Bayer sub-sampled
- Low-footprint, high quality interpolation
- AXI4-Stream data interfaces
- Optional AXI4-Lite control interface
- Optional Video Timing Input interface
- Supports 8, 10, and 12-bits per color component input and output
- Supports spatial resolutions from 32x32 up to 7680x7680
 - Supports 1080P60 in all supported device families ⁽¹⁾
 - Supports 4kx2k @ 24 Hz in supported high performance devices

1. Performance on low power devices may be lower.

LogiCORE IP Facts Table	
Core Specifics	
Supported Device Family ⁽¹⁾	UltraScale™ Architecture, Zynq® -7000, 7 Series
Supported User Interfaces	Video Timing Input, AXI4-Lite, AXI4-Stream ⁽²⁾
Resources	See Table 2-1 through Table 2-3 .
Provided with Core	
Documentation	Product Guide
Design Files	VHDL
Example Design	Not Provided
Test Bench	Test Bench available with Vivado only.
Constraints File	XDC
Simulation Models	Encrypted RTL, VHDL or Verilog Structural
Supported Software Drivers ⁽³⁾	Standalone
Tested Design Flows ⁽⁴⁾	
Design Entry Tools	Vivado® Design Suite IP Integrator
Simulation	For supported simulators, see the Xilinx Design Tools: Release Notes Guide .
Synthesis Tools	Vivado Synthesis
Support	
Provided by Xilinx, Inc.	

1. For a complete listing of supported devices, see the Vivado IP Catalog.
2. Video protocol as defined in the *Video IP: AXI Feature Adoption* section of *AXI Reference Guide* [\[Ref 1\]](#).
3. Standalone driver details can be found in the SDK directory (<install_directory>/doc/usenglish/xilinx_drivers.htm). Linux OS and driver support information is available from wiki.xilinx.com.
4. For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide](#).

Overview

The Test Pattern Generator core generates video test patterns which can be used when developing video processing cores or bringing up a video system. The test patterns can be used to evaluate and debug color, quality, edge, and motion performance, debug and assess video system color, quality, edge, and motion performance of a system, or stress the video processing to ensure proper functionality.

Feature Summary

The Test Pattern Generator core produces the following patterns in RGB, YCbCr 444, or YCbCr 422 video format. The YCbCr color space is based off of the ITU-R BT.601 standard. Monochrome can be selected as the video format but no color space conversion is done to produce meaningful monochrome patterns. However, if monochrome is selected, you can enable Bayer sub-sampling so as to allow the Color Filter Array Interpolation core to produce colorful test patterns:

- Video input pass through
- Horizontal ramp
- Vertical ramp
- Temporal ramp
- Flat fields (red, green, blue, black and white)
- Combined vertical and horizontal ramp
- Color bars
- Tartan bars
- Zone plate
- Cross hairs
- Cross hatch
- Solid box
- Motion effect for ramps, zone plate, and solid box

Applications

The horizontal and vertical ramps can be used to test system linearity. The temporal ramp can be used to test the integrity of frame buffers that exist in the system. Flat fields are useful for detecting possible chroma issues with video processing cores. Color bars and tartan bars are used to verify the proper reproduction of color correction functions and the color gamut of a monitor.

Licensing and Ordering Information

This Xilinx® LogiCORE™ IP module is provided at no cost under the terms of the [Xilinx Core License Agreement](#). The module is shipped as part of the Vivado Design Suite. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. Contact your [local Xilinx sales representative](#) for information about pricing and availability.

For more information, visit the Test Pattern Generator product web page.

Information about other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](#) page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).

Product Specification

Standards

The Test Pattern Generator core is compliant with the AXI4-Stream Video Protocol and AXI4-Lite interconnect standards. Refer to the *Video IP: AXI Feature Adoption* section of the *Vivado AXI Reference Guide* (UG1037) [Ref 1] for additional information.

Performance

The following sections detail the performance characteristics of the Test Pattern Generator core.

Maximum Frequencies

The following are typical clock frequencies for the target devices. The maximum achievable clock frequency can vary. The maximum achievable clock frequency and all resource counts can be affected by other tool options, additional logic in the device, using a different version of Xilinx® tools and other factors. Refer to in [Table 2-1](#) through [Table 2-3](#) for device-specific information.

Throughput

The Test Pattern Generator core supports bidirectional data throttling between its AXI4-Stream Slave and Master interfaces. If the slave side data source is not providing valid data samples (`s_axis_video_tvalid` is not asserted), the core cannot produce valid output samples after its internal buffers are depleted. Similarly, if the master side interface is not ready to accept valid data samples (`m_axis_video_tready` is not asserted) the core cannot accept valid input samples once its buffers become full.

If the master interface is able to provide valid samples (`s_axis_video_tvalid` is high) and the slave interface is ready to accept valid samples (`m_axis_video_tready` is high), typically the core can process one sample and produce one pixel per `ACLK` cycle.

However, at the end of each scan line and frame the core flushes internal pipelines for 7 clock cycles, during which the `s_axis_video_tready` is de-asserted signaling that the core is not ready to process samples.

When the core is processing timed streaming video (which is typical for most video sources), the flushing periods coincide with the blanking periods therefore do not reduce the throughput of the system.

When the core is processing data from a video source which can always provide valid data, e.g. a frame buffer, the throughput of the core can be defined as follows:

$$R_{MAX} = f_{ACLK} \times \frac{ROWS}{ROWS} \times \frac{COLS}{COLS + 7} \tag{Equation 2-1}$$

In numeric terms, 1080P/60 represents an average data rate of 124.4 MPixels/second (1080 rows x 1920 columns x 60 frames / second), and a burst data rate of 148.5 MPixels/sec.

To ensure that the core can process 124.4 MPixels/second, it needs to operate minimally at:

$$f_{ACLK} = R_{MAX} \times \frac{ROWS}{ROWS} \times \frac{COLS + 7}{COLS} = 124.4 \times \frac{1080}{1080} \times \frac{1927}{1920} = 124.8 \tag{Equation 2-2}$$

When operating on a streaming video source (i.e. not frame buffered data), the core must operate minimally at the burst data rate, for example, 148.5MHz for a 1080P60 video source.

Resource Utilization

Table 2-1 through Table 2-3 were generated using Vivado[®] Design Suite with default tool options for characterization data.

Table 2-1: Kintex-7 FPGA and Zynq-7000 Devices with Kintex Based Programmable Logic

Data Width	LUT-FF Pairs	LUTs	FFs	RAM 36 / 18	DSP48	Fmax (MHz)
With AXI Interfaces						
8	2028	1525	1867	0 / 1	3	194
10	2044	1578	1940	0 / 1	3	188
12	2159	1605	2016	0 / 1	3	207
Without AXI Interfaces						
8	210	198	146	0 / 1	0	168
10	212	201	152	0 / 1	0	169
12	216	205	158	0 / 1	0	169

Table 2-2: Artix-7 FPGA and Zynq-7000 Devices with Artix Based Programmable Logic

Data Width	LUT-FF Pairs	LUTs	FFs	RAM 36 / 18	DSP48	Fmax (MHz)
With AXI Interfaces						
8	2042	1525	1867	0 / 1	3	169
10	2111	1583	1940	0 / 1	3	163
12	2168	1606	2016	0 / 1	3	153
Without AXI Interfaces						
8	206	195	146	0 / 1	0	170
10	212	201	152	0 / 1	0	169
12	217	205	158	0 / 1	0	168


Table 2-3: Virtex-7 FPGA Performance

Data Width	LUT-FF Pairs	LUTs	FFs	RAM 36 / 18	DSP48	Fmax (MHz)
With AXI Interfaces						
8	2009	1525	1867	0 / 1	3	188
10	2120	1580	1940	0 / 1	3	208
12	2178	1603	2016	0 / 1	3	202
Without AXI Interfaces						
8	209	198	146	0 / 1	0	169
10	212	201	152	0 / 1	0	169
12	216	205	158	0 / 1	0	168

Core Interfaces and Register Space

Port Descriptions

The Test Pattern Generator core uses industry standard control and data interfaces to connect to other system components. The following sections describe the various interfaces available with the core. Figure 2-1 illustrates an I/O diagram of the TPG core. Some signals are optional and not present for all configurations of the core. The AXI4-Lite interface and the `IRQ` pin are present only when the core is configured through the GUI with an AXI4-Lite control interface. The `INTC_IF` interface is present only when the core is configured through the GUI with the INTC interface enabled.



X12682

Figure 2-1: TPG Core Top-Level Signaling Interface

Video Timing Interface Signals

Table 2-4 summarizes the signals that are used for the optional Video Timing Input.

Table 2-4: Video Timing Input Interface Signals

Signal Name	Direction	Width	Description
hblank_in	In	1	Establishes when the horizontal blanking period begins. This signal is not used in the Test Pattern Generator but is present to simplify connectivity with the Video Timing Controller.
hsync_in	In	1	Establishes when the horizontal synchronization signal. This signal is not used in the Test Pattern Generator but is present to simplify connectivity with the Video Timing Controller.
vblank_in	In	1	Establishes when the vertical blanking period begins. This signal is not used in the Test Pattern Generator but is present to simplify connectivity with the Video Timing Controller.
vsync_in	In	1	Establishes the vertical synchronization signal.
active_video_in	In	1	Establishes the time when video is active and valid.

Common Interface Signals

Table 2-5 summarizes the signals which are either shared by, or not part of the dedicated AXI4-Stream data or AXI4-Lite control interfaces.

Table 2-5: Common Interface Signals

Signal Name	Direction	Width	Description
ACLK	In	1	Video Core Clock
ACLKEN	In	1	Video Core Active High Clock Enable
ARESETn	In	1	Video Core Active Low Synchronous Reset
INTC_IF	Out	6	Optional External Interrupt Controller Interface. Available only when INTC_IF is selected on GUI.
IRQ	Out	1	Optional Interrupt Request Pin. Available only when AXI4-Lite interface is selected on GUI.

The ACLK, ACLKEN and ARESETn signals are shared between the core, the AXI4-Stream data interfaces, and the AXI4-Lite control interface. Refer to [The Interrupt Subsystem](#) for a detailed description of the INTC_IF and IRQ pins.

ACLK

The AXI4-Stream interface must be synchronous to the core clock signal ACLK. All AXI4-Stream interface input signals are sampled on the rising edge of ACLK. All AXI4-Stream output signal changes occur after the rising edge of ACLK.

ACLKEN

The **ACLKEN** pin is an active-high, synchronous clock-enable input pertaining to AXI4-Stream interfaces. Setting **ACLKEN** low (de-asserted) halts the operation of the core despite rising edges on the **ACLK** pin. Internal states are maintained, and output signal levels are held until **ACLKEN** is asserted again. When **ACLKEN** is de-asserted, core inputs are not sampled, except **ARESETn**, which supersedes **ACLKEN**.

ARESETn

The **ARESETn** pin is an active-low, synchronous reset input pertaining to only AXI4-Stream interfaces. **ARESETn** supersedes **ACLKEN**, and when set to 0, the core resets at the next rising edge of **ACLK** even if **ACLKEN** is de-asserted.

Data Interface

The TPG core receives and transmits data using AXI4-Stream interfaces that implement a video protocol as defined in the *Video IP: AXI Feature Adoption* section of the (UG761) *AXI Reference Guide* [Ref 1].

AXI4-Stream Signal Names and Descriptions

Table 2-6 describes the AXI4-Stream signal names and descriptions.

Table 2-6: **AXI4-Stream Data Interface Signal Descriptions**

Signal Name	Direction	Width	Description
s_axis_video_tdata	In	16,24,32,40	Input Video Data
s_axis_video_tvalid	In	1	Input Video Valid Signal
s_axis_video_tready	Out	1	Input Ready
s_axis_video_tuser	In	1	Input Video Start Of Frame
s_axis_video_tlast	In	1	Input Video End Of Line
m_axis_video_tdata	Out	16,24,32,40	Output Video Data
m_axis_video_tvalid	Out	1	Output Valid
m_axis_video_tready	In	1	Output Ready
m_axis_video_tuser	Out	1	Output Video Start Of Frame
m_axis_video_tlast	Out	1	Output Video End Of Line

Video Data

The AXI4-Stream interface specification restricts TDATA widths to integer multiples of 8 bits. Therefore, 10 and 12 bit data must be padded with zeros on the MSB to form a N*8 bit wide vector before connecting to s_axis_video_tdata. Padding does not affect the size of the core.

Similarly, data on the TPG output m_axis_video_tdata is packed and padded to multiples of 8 bits as necessary, as seen in Figure 2-2 through Figure 2-4. Zero padding the most significant bits is only necessary for 10 and 12 bit wide data.




Figure 2-2: 12-bit YCbCr (4:4:4) Data Encoding on TDATA





Figure 2-3: 12-bit YCbCr (4:2:2) Data Encoding on TDATA



X12683

Figure 2-4: 12-bit RGB Data Encoding on m_axis_video_tdata

READY/VALID Handshake

A valid transfer occurs whenever READY, VALID, ACLKEN, and ARESETn are high at the rising edge of ACLK, as seen in Figure 2-5. During valid transfers, DATA only carries active video data. Blank periods and ancillary data packets are not transferred through the AXI4-Stream video protocol.

Guidelines on Driving `s_axis_video_tvalid`

Once `s_axis_video_tvalid` is asserted, no interface signals (except the TPG core driving `s_axis_video_tready`) may change value until the transaction completes (`s_axis_video_tready`, `s_axis_video_tvalid`, and `ACLKEN` are high on the rising edge of `ACLK`). Once asserted, `s_axis_video_tvalid` may only be de-asserted after a transaction has completed. Transactions may not be retracted or aborted. In any cycle following a transaction, `s_axis_video_tvalid` can either be de-asserted or remain asserted to initiate a new transfer.




Figure 2-5: Example of READY/VALID Handshake, Start of a New Frame

Guidelines on Driving `m_axis_video_tready`

The `m_axis_video_tready` signal may be asserted before, during or after the cycle in which the TPG core asserted `m_axis_video_tvalid`. The assertion of `m_axis_video_tready` may be dependent on the value of `m_axis_video_tvalid`. A slave that can immediately accept data qualified by `m_axis_video_tvalid`, should pre-assert its `m_axis_video_tready` signal until data is received. Alternatively, `m_axis_video_tready` can be registered and driven the cycle following `VALID` assertion.



RECOMMENDED: To minimize latency, your custom core's slave interface should drive `READY` independently, or pre-assert `READY`.

Start of Frame Signals - `m_axis_video_tuser0`, `s_axis_video_tuser0`

The Start-Of-Frame (`SOF`) signal, physically transmitted over the AXI4-Stream `TUSER0` signal, marks the first pixel of a video frame. The `SOF` pulse is 1 valid transaction wide, and must coincide with the first pixel of the frame, as seen in Figure 2-5. The `SOF` signal serves as a frame synchronization signal, which allows downstream cores to re-initialize, and detect the first pixel of a frame. The `SOF` signal may be asserted an arbitrary number of `ACLK` cycles before the first pixel value is presented on `DATA`, as long as a `VALID` is not asserted.

End of Line Signals - *m_axis_video_tlast*, *s_axis_video_tlast*

The End-Of-Line (EOL) signal, physically transmitted over the AXI4-Stream *TLAST* signal, marks the last pixel of a line. The EOL pulse is 1 valid transaction wide, and must coincide with the last pixel of a scan-line, as seen in Figure 2-6.




Figure 2-6: Use of EOL and SOF Signals

Control Interface

When configuring the core, you can add an AXI4-Lite register interface to dynamically control the behavior of the core. The AXI4-Lite slave interface facilitates integrating the core into a processor system, or along with other video or AXI4-Lite compliant IP, connected through AXI4-Lite interface to an AXI4-Lite master. In a static configuration with a fixed set of parameters (constant configuration), the core can be instantiated without the AXI4-Lite control interface, which reduces the core Slice footprint.

Constant Configuration

The constant configuration caters to users who will use the core in one setup that will not need to change over time. In constant configuration the image resolution (number of active pixels per scan line and the number of active scan lines per frame), and the test pattern is hard coded into the core via the TPG core GUI. Since there is no AXI4-Lite interface, the core is not programmable, but can be reset, enabled, or disabled using the *ARESETn* and *ACLKEN* ports. In constant configuration mode, the Test Pattern Generator produces a single, pre-determined test pattern. In this mode, the AXI4-Stream slave interface is removed so a video source for the core is not necessary.

AXI4-Lite Interface

The AXI4-Lite interface allows you to dynamically control parameters within the core. Core configuration can be accomplished using an AXI4-Lite master state machine, or an embedded ARM or soft system processor such as MicroBlaze.

The TPG core can be controlled through the AXI4-Lite interface using read and write transactions to the TPG register space.

Table 2-7: AXI4-Lite Interface Signals

Signal Name	Direction	Width	Description
s_axi_aclk	In	1	AXI4-Lite clock
s_axi_aclken	In	1	AXI4-Lite clock enable
s_axi_aresetn	In	1	AXI4-Lite synchronous Active Low reset
s_axi_awvalid	In	1	AXI4-Lite Write Address Channel Write Address Valid.
s_axi_awread	Out	1	AXI4-Lite Write Address Channel Write Address Ready. Indicates DMA ready to accept the write address.
s_axi_awaddr	In	32	AXI4-Lite Write Address Bus
s_axi_wvalid	In	1	AXI4-Lite Write Data Channel Write Data Valid.
s_axi_wready	Out	1	AXI4-Lite Write Data Channel Write Data Ready. Indicates DMA is ready to accept the write data.
s_axi_wdata	In	32	AXI4-Lite Write Data Bus
s_axi_bresp	Out	2	AXI4-Lite Write Response Channel. Indicates results of the write transfer.
s_axi_bvalid	Out	1	AXI4-Lite Write Response Channel Response Valid. Indicates response is valid.
s_axi_bready	In	1	AXI4-Lite Write Response Channel Ready. Indicates target is ready to receive response.
s_axi_arvalid	In	1	AXI4-Lite Read Address Channel Read Address Valid
s_axi_arready	Out	1	Ready. Indicates DMA is ready to accept the read address.
s_axi_araddr	In	32	AXI4-Lite Read Address Bus
s_axi_rvalid	Out	1	AXI4-Lite Read Data Channel Read Data Valid
s_axi_rready	In	1	AXI4-Lite Read Data Channel Read Data Ready. Indicates target is ready to accept the read data.
s_axi_rdata	Out	32	AXI4-Lite Read Data Bus
s_axi_rresp	Out	2	AXI4-Lite Read Response Channel Response. Indicates results of the read transfer.

S_AXI_ACLK

The AXI4-Lite interface must be synchronous to the S_AXI_ACLK clock signal. The AXI4-Lite interface input signals are sampled on the rising edge of ACLK. The AXI4-Lite output signal changes occur after the rising edge of ACLK. The AXI4-Stream interfaces signals are not affected by the S_AXI_ACLK.

S_AXI_ACLKEN

The S_AXI_ACLKEN pin is an active-high, synchronous clock-enable input for the AXI4-Lite interface. Setting S_AXI_ACLKEN low (de-asserted) halts the operation of the AXI4-Lite interface despite rising edges on the S_AXI_ACLK pin. AXI4-Lite interface states are maintained, and AXI4-Lite interface output signal levels are held until S_AXI_ACLKEN is asserted again. When S_AXI_ACLKEN is de-asserted, AXI4-Lite interface inputs are not sampled, except S_AXI_ARESETn, which supersedes S_AXI_ACLKEN. The AXI4-Stream interfaces signals are not affected by the S_AXI_ACLKEN.

S_AXI_ARESETn

The S_AXI_ARESETn pin is an active-low, synchronous reset input for the AXI4-Lite interface. S_AXI_ARESETn supersedes S_AXI_ACLKEN, and when set to 0, the core resets at the next rising edge of S_AXI_ACLK even if S_AXI_ACLKEN is de-asserted. The S_AXI_ARESETn signal must be synchronous to the S_AXI_ACLK and must be held low for a minimum of 32 clock cycles of the slowest clock. The S_AXI_ARESETn input is resynchronized to the ACLK clock domain. The AXI4-Stream interfaces and core signals are also reset by S_AXI_ARESETn.

Register Space

The standardized Xilinx Video IP register space is partitioned to control-, timing-, and core specific registers. The TPG core uses only one timing related register, ACTIVE_SIZE (0x0020), which allows specifying the input frame dimensions. Also, the core has thirteen core-specific registers which allow the user to dynamically control the operation of the core. Table 2-8 describes the register names.

Table 2-8: Register Names and Descriptions

Address (hex) BASEADDR +	Register Name	Access Type	Double Buffered	Default Value	Register Description
0x0000	CONTROL	R/W	N	Power-on-Reset : 0x0	Bit 0: SW_ENABLE Bit 1: REG_UPDATE Bit 30: FRAME_SYNC_RESET (1: reset) Bit 31: SW_RESET (1: reset)
0x0004	STATUS	R/W	No	0	Bit 0: PROC_STARTED Bit 1: EOF Bit 16: SLAVE_ERROR
0x0008	ERROR	R/W	No	0	Bit 0: SLAVE_EOL_EARLY Bit 1: SLAVE_EOL_LATE Bit 2: SLAVE_SOF_EARLY Bit 3: SLAVE_SOF_LATE

Table 2-8: Register Names and Descriptions (Cont'd)

Address (hex) BASEADDR +	Register Name	Access Type	Double Buffered	Default Value	Register Description
0x000C	IRQ_ENABLE	R/W	No	0	16-0: Interrupt enable bits corresponding to STATUS bits
0x0010	VERSION	R	N/A	0x06000000	7-0: REVISION_NUMBER 11-8: PATCH_ID 15-12: VERSION_REVISION 23-16: VERSION_MINOR 31-24: VERSION_MAJOR
0x0020	ACTIVE_SIZE	R/W	Yes	0x04380780	12-0: Number of Active Pixels per Scanline 28-16: Number of Active Lines per Frame
0x0100	PATTERN_CONTROL	R/W	Yes	0x0	12-0: Pattern selection. See register description below for information on the functionality of specific bits.)
0x0104	MOTION_SPEED	R/W	Yes	0x04	7-0: How quickly the temporal features of the supported test pattern will change from frame to frame
0x0108	CROSS_HAIRS	R/W	Yes	0x00640064	12-0: Horizontal cross hairs value 28-16: Vertical cross hairs value
0x010C	ZPLATE_HORIZONTAL_CONTROL	R/W	Yes	0x1E	15-0: Sets a starting point in the ROM based sinusoidal values for the horizontal component 31-16: Manipulates how quickly the horizontal component changes.
0x110	ZPLATE_VERTICAL_CONTROL	R/W	Yes	0x1	15-0: Sets a starting point in the ROM based sinusoidal values for the vertical component 31-16: Manipulates how quickly the vertical component changes.
0x114	BOX_SIZE	R/W	Yes	0x32	12-0: Size of the box in pixel x pixel
0x118	BOX_COLOR	R/W	Yes	0x0	7-0: Blue, Y component of the box 15-8: Green, Cr component of the box 23-16: Red, Cb component of the box
0x11C	STUCK_PIXEL_THRESHOLD	R/W	Yes	0x0	15-0: An upper limit count for a pseudo random number generator for the insertion of stuck pixels
0x120	NOISE_GAIN	R/W	Yes	0xFF	Increase the gain of the generated noise.
0x124	BAYER_PHASE	R/W	Yes	0x4	2-0: Bayer phase setting for Bayer sub-sampling that correlates to Xilinx's Color Filter Array Interpolation core.

1. Only available if the debugging features option is enabled when the core is instantiated.

CONTROL (0x0000) Register

Bit 0 of the `CONTROL` register, `SW_ENABLE`, facilitates enabling and disabling the core from software. Writing '0' to this bit effectively disables the core halting further operations, which blocks the propagation of all video signals. After Power up, or Global Reset, the `SW_ENABLE` defaults to 0 for the AXI4-Lite interface. Similar to the `ACLKEN` pin, the `SW_ENABLE` flag is not synchronized with the AXI4-Stream interfaces: Enabling or Disabling the core takes effect immediately, irrespective of the core processing status. Disabling the core for extended periods may lead to image tearing.

Bit 1 of the `CONTROL` register, `REG_UPDATE` is a write done semaphore for the host processor, which facilitates committing all user and timing register updates simultaneously. The TPG core has many registers and are double buffered. One set of registers (the processor registers) is directly accessed by the processor interface, while the other set (the active set) is actively used by the core. New values written to the processor registers are copied over to the active set at the end of the AXI4-Stream interface frame, if and only if `REG_UPDATE` is set. Setting `REG_UPDATE` to 0 before updating multiple register values, then setting `REG_UPDATE` to 1 when updates are completed ensures all registers are updated simultaneously at the frame boundary without causing image tearing.

Bits 30 and 31 of the `CONTROL` register, `FRAME_SYNC_RESET` and `SW_RESET` facilitate software reset. Setting `SW_RESET` reinitializes the core to GUI default values, all internal registers and outputs are cleared and held at initial values until `SW_RESET` is set to 0. The `SW_RESET` flag is not synchronized with the AXI4-Stream interfaces. Resetting the core while frame processing is in progress causes image tearing. For applications where the software reset functionality is desirable, but image tearing has to be avoided a frame synchronized software reset (`FRAME_SYNC_RESET`) is available. Setting `FRAME_SYNC_RESET` to 1 resets the core at the end of the frame being processed, or immediately if the core is between frames when the `FRAME_SYNC_RESET` was asserted. After reset, the `FRAME_SYNC_RESET` bit is automatically cleared, so the core can get ready to process the next frame of video as soon as possible. The default value of both `RESET` bits is 0. Core instances with no AXI4-Lite control interface can only be reset through the `ARESETn` pin.

STATUS (0x0004) Register

All bits of the `STATUS` register can be used to request an interrupt from the host processor. To facilitate identification of the interrupt source, bits of the `STATUS` register remain set after an event associated with the particular `STATUS` register bit, even if the event condition is not present at the time the interrupt is serviced.

Bits of the `STATUS` register can be cleared individually by writing '1' to the bit position.

Bit 0 of the `STATUS` register, `PROC_STARTED`, indicates that processing of a frame has commenced through the AXI4-Stream interface.

Bit 1 of the `STATUS` register, `End-of-frame (EOF)`, indicates that the processing of a frame has completed.

Bit 16 of the `STATUS` register, `SLAVE_ERROR`, indicates that one of the conditions monitored by the `ERROR` register has occurred.

ERROR (0x0008) Register

Bit 4 of the `STATUS` register, `SLAVE_ERROR`, indicates that one of the conditions monitored by the `ERROR` register has occurred. This bit can be used to request an interrupt from the host processor. To facilitate identification of the interrupt source, bits of the `STATUS` and `ERROR` registers remain set after an event associated with the particular `ERROR` register bit, even if the event condition is not present at the time the interrupt is serviced.

Bits of the `ERROR` register can be cleared individually by writing '1' to the bit position to be cleared.

Bit 0 of the `ERROR` register, `EOL_EARLY`, indicates an error during processing a video frame through the AXI4-Stream slave port. The number of pixels received between the latest and the preceding End-Of-Line (`EOL`) signal was less than the value programmed into the `ACTIVE_SIZE` register.

Bit 1 of the `ERROR` register, `EOL_LATE`, indicates an error during processing a video frame through the AXI4-Stream slave port. The number of pixels received between the last `EOL` signal surpassed the value programmed into the `ACTIVE_SIZE` register.

Bit 2 of the `ERROR` register, `SOF_EARLY`, indicates an error during processing a video frame through the AXI4-Stream slave port. The number of pixels received between the latest and the preceding Start-Of-Frame (`SOF`) signal was less than the value programmed into the `ACTIVE_SIZE` register.

Bit 3 of the `ERROR` register, `SOF_LATE`, indicates an error during processing a video frame through the AXI4-Stream slave port. The number of pixels received between the last `SOF` signal surpassed the value programmed into the `ACTIVE_SIZE` register.

IRQ_ENABLE (0x000C) Register

Any bits of the `STATUS` register can generate a host-processor interrupt request through the `IRQ` pin. The Interrupt Enable register facilitates selecting which bits of `STATUS` register asserts `IRQ`. Bits of the `STATUS` registers are masked by (AND) corresponding bits of the `IRQ_ENABLE` register and the resulting terms are combined (OR) together to generate `IRQ`.

Version (0x0010) Register

Bit fields of the Version Register facilitate software identification of the exact version of the hardware peripheral incorporated into a system. The core driver can take advantage of this

Read-Only value to verify that the software is matched to the correct version of the hardware.

ACTIVE_SIZE (0x0020) Register

The `ACTIVE_SIZE` register encodes the number of active pixels per scan line and the number of active scan lines per frame. The lower half-word (bits 12:0) encodes the number of active pixels per scan line. Supported values are between 32 and the value provided in the **Maximum number of pixels per scan line** field in the GUI. The upper half-word (bits 28:16) encodes the number of active lines per frame. Supported values are 32 to 7680. To avoid processing errors, the user should restrict values written to `ACTIVE_SIZE` to the range supported by the core instance.

PATTERN_CONTROL (0x0100) Register

The `PATTERN_CONTROL` register controls the majority of the pattern manipulations that the TPG core produces.

Bits 3:0 - These bits control which pattern are generated on the output of the core based on the following values:

- 0x0 - Pass the video input straight through the video output
- 0x1 - Horizontal Ramp which increases each component (RGB or CbCr) horizontally by 1
- 0x2 -Vertical Ramp which increases each component (RGB or CbCr) vertically by 1
- 0x3 - Temporal Ramp which increases every pixel by a value set in the `MOTION_SPEED` register for every frame. Luma (Y) stays at a fixed value of 2.
- 0x4 - Solid red output
- 0x5 - Solid green output
- 0x6 - Solid blue output
- 0x7 - Solid black output
- 0x8 - Solid white output
- 0x9 - Color bars
- 0xA - Zone Plate output produces a ROM based sinusoidal pattern. This option has dependencies on the `MOTION_SPEED`, `ZPLATE_HOR_CONTR` and `ZPLATE_VER_CONTROL` registers.
- 0xB - Tartan Color Bars
- 0xC -Draws a cross hatch pattern.
- 0xE - A combined vertical and horizontal ramp
- 0xF - Black and white checker board

Bit 4 - Draws cross hairs one pixel in width on the output of the video. This feature depends on the `CROSS_HAIRS` register.

Bit 5 - Enables a moving box to be drawn over the video output. This option is dependent on the `BOX_SIZE` and `BOX_COLOR` registers

Bits 8:6 - Mask out a particular color component

- 0x0 - No masking
- 0x1 - Mask out the red, Cr (for YCbCr mode) component
- 0x2 - Mask out the green, Y (for YCbCr mode) component
- 0x4 - Mask out the blue, Cb (for YCbCr mode) component

Bit 9 - Enable a stuck pixel feature to test a pixel correction core. This feature is dependent on the `STUCK_PIXEL_THRESH` register.

Bit 10 - Enable a noisy output. This feature adds additive white Gaussian noise to the output video to test any type of noise reduction video cores.

Bit 11 - Reserved

Bit 12 - Enable the motion features of the core. This bit will turn on the motion for the ramps (horizontal, vertical and temporal), and the box.

MOTION_SPEED (0x0104) Register

This register cause the ramps, box and zone plate to increment by that value every frame.

CROSS_HAIRS (0x0108) Register

Bits 12:0 - The row of the frame that will have the horizontal line of the cross hairs

Bits 28:16 - The column of the frame that will have the vertical line of the cross hairs

ZPLATE_HOR_CONTROL (0x010C) Register

Bits 15:0 - Sets how widely spaced the horizontal component of a sine function are placed together. The larger the number, the more narrow the spacing.

Bits 31:16 - Controls the horizontal component speed by manipulating the indexing into the ROM table that contains the sinusoidal values.

ZPLATE_VER_CONTROL (0x0110) Register

Bits 15:0 - Sets the vertical component starting point in the ROM table that contains the sinusoidal values.

Bits 31:16 - Controls the vertical component speed by manipulating the indexing into the ROM table that contains the sinusoidal values.

BOX_SIZE (0x0114) Register

Bits 12:0 - The number in this register will size the box as NxN where each N value is a pixel. The size of the box has to be set smaller than the frame size that is set in the ACTIVE_SIZE register.

BOX_COLOR (0x0118) Register

Bits 7:0 - Blue, Y (for YCbCr mode) color component of the box. The number is a standard RGB / YCbCr 8 bit value.

Bits 15:8 - Green, Cr (for YCbCr mode) color component of the box. The number is a standard RGB / YCrCb 8 bit value.

Bits 23:16 - Red, Cb (for YCbCr mode) color component of the box. The number is a standard RGB / YCrCb 8 bit value.

STUCK_PIXEL_THRESH (0x011C) Register

Bits 15:0 - This number is the upper count limit of the pseudo random number generator. Various bits of the PRNG number are used to create a stuck pixel at various locations in the frame. The PRNG is reset every frame so that the stuck pixels will appear in the same locations for every frame.

NOISE_GAIN (0x0120) Register

This 8 bit value increases the variance of the additive white Gaussian noise distribution. The 8 fractional bits can represent a number from 0 to 0.99609375.

BAYER_PHASE (0x124) Register

The Test Pattern Generator can Bayer sub-sample the test patterns so that the Xilinx Color Filter Array (CFA) LogiCORE™ IP can re-interpolate the video into colorful images. The values for the BAYER_PHASE register correspond to the values for the CFA core:

- 0 - RGRG
- 1 - GRGR
- 2 - GBGB
- 3 - BGBG
- 4 - Turn off Bayer sub-sampling

The Interrupt Subsystem

`STATUS` register bits can trigger interrupts so embedded application developers can quickly identify faulty interfaces or incorrectly parameterized cores in a video system. Irrespective of whether the AXI4-Lite control interface is present or not, the TPG core detects AXI4-Stream framing errors, as well as the beginning and the end of frame processing.

When the core is instantiated with an AXI4-Lite Control interface, the optional interrupt request pin (`IRQ`) is present. Events associated with bits of the `STATUS` register can generate a (level triggered) interrupt, if the corresponding bits of the interrupt enable register (`IRQ_ENABLE`) are set. Once set by the corresponding event, bits of the `STATUS` register stay set until the user application clears them by writing '1' to the desired bit positions. Using this mechanism the system processor can identify and clear the interrupt source.

Without the AXI4-Lite interface the user can still benefit from the core signaling error and status events. By selecting the **Enable INTC Port** check-box on the GUI, the core generates the optional `INTC_IF` port. This vector of signals gives parallel access to the individual interrupt sources listed in [Table 2-9](#).

Unlike `STATUS` and `ERROR` flags, `INTC_IF` signals are not held, rather stay asserted only while the corresponding event persists.

Table 2-9: `INTC_IF` Signal Functions

<code>INTC_IF</code> signal	Function
0	Frame processing start
1	Frame processing complete
2	EOL Early
3	EOL Late
4	SOF Early
5	SOF Late

In a system integration tool, such as EDK, the interrupt controller INTC IP can be used to register the selected `INTC_IF` signals as edge triggered interrupt sources. The INTC IP provides functionality to mask (enable or disable), as well as identify individual interrupt sources from software. Alternatively, for an external processor or MCU the user can custom build a priority interrupt controller to aggregate interrupt requests and identify interrupt sources.

Designing with the Core

General Design Guidelines

The TPG core provides a variety of test patterns to test a video processing core or system by feeding known patterns through the Video over AXI4-Stream interface.

The core accepts video data provided via an AXI4-Stream slave interface (when configured with an AXI4-Lite Control Interface), outputs pixels via an AXI4-Stream master interface, and can be controlled via an optional AXI4-Lite interface. The TPG block cannot change the input/output image sizes, the input and output pixel clock rates, or the frame rate.



RECOMMENDED: When the AXI4-Lite and AXI4-Stream slave interfaces are included, the TPG core is designed to be used in conjunction with the Video In to AXI4-Stream core.

Typically, the Test Pattern Generator core is part of an Image Sensor Pipeline (ISP) System, as shown in Figure 3-1.




Figure 3-1: Image Sensor Pipeline System with Test Pattern Generator Core

Clock, Enable, and Reset Considerations

ACLK

The master and slave AXI4-Stream video interfaces use the `ACLK` clock signal as their shared clock reference, as shown in Figure 3-2.




Figure 3-2: Example of ACLK Routing in an ISP Processing Pipeline

S_AXI_ACLK

The AXI4-Lite interface uses the `S_AXI_ACLK` pin as its clock source. The `ACLK` pin is not shared between the AXI4-Lite and AXI4-Stream interfaces. The Test Pattern Generator core contains clock-domain crossing logic between the `ACLK` (AXI4-Stream and Video Processing) and `S_AXI_ACLK` (AXI4-Lite) clock domains. The core automatically ensures that the AXI4-Lite transactions completes even if the video processing is stalled with `ARESETn`, `ACLKEN` or with the video clock not running.

ACLKEN

The Test Pattern Generator core has two enable options: the `ACLKEN` pin (hardware clock enable), and the software reset option provided through the AXI4-Lite control interface (when present).

`ACLKEN` may not be synchronized internally to AXI4-Stream frame processing therefore de-asserting `ACLKEN` for extended periods of time may lead to image tearing.

The `ACLKEN` pin facilitates:

- Multi-cycle path designs (high speed clock division without clock gating)
- Standby operation of subsystems to save on power
- Hardware controlled bring-up of system components



IMPORTANT: When *ACLKEN* (clock enable) pins are used (toggled) in conjunction with a common clock source driving the master and slave sides of an AXI4-Stream interface, to prevent transaction errors the *ACLKEN* pins associated with the master and slave component interfaces must also be driven by the same signal (Figure 2-2).



IMPORTANT: When two cores connected through AXI4-Stream interfaces, where only the master or the slave interface has an *ACLKEN* port, which is not permanently tied high, the two interfaces should be connected through the AXI4-Stream Interconnect or AXI-FIFO cores to avoid data corruption (Figure 2-3).

S_AXI_ACLKEN

The *S_AXI_ACLKEN* is the clock enable signal for the AXI4-Lite interface only. Driving this signal Low only affects the AXI4-Lite interface and does not halt the video processing in the *ACLK* clock domain.

ARESETn

The Test Pattern Generator core has two reset source: the *ARESETn* pin (hardware reset), and the software reset option provided through the AXI4-Lite control interface (when present).



IMPORTANT: *ARESETn* is not synchronized internally to AXI4-Stream frame processing. Deasserting *ARESETn* while a frame is being process leads to image tearing.

The external reset pulse needs to be held for 32 *ACLK* cycles to reset the core. The *ARESETn* signal only resets the AXI4-Stream interfaces. The AXI4-Lite interface is unaffected by the *ARESETn* signal to allow the video processing core to be reset without halting the AXI4-Lite interface.



IMPORTANT: When a system with multiple-clocks and corresponding reset signals are being reset, the reset generator has to ensure all signals are asserted/de-asserted long enough so that all interfaces and clock-domains are correctly reinitialized.

S_AXI_ARESETn

The *S_AXI_ARESETn* signal is synchronous to the *S_AXI_ACLK* clock domain, but is internally synchronized to the *ACLK* clock domain. The *S_AXI_ARESETn* signal resets the entire core including the AXI4-Lite and AXI4-Stream interfaces.

System Considerations

The Test Pattern Generator IP core must be configured for the actual input image frame-size to operate properly. To gather the frame size information from the image video stream, it can be connected to the Video In to AXI4-Stream input and the Video Timing Controller. The timing detector logic in the Video Timing Controller gathers the video timing signals. The AXI4-Lite control interface on the Video Timing Controller allows the system processor to read out the measured frame dimensions, and program all downstream cores, such as the TPG, with the appropriate image dimensions.

When the Test Pattern Generator switches from Pass Through mode to generating a test pattern, the TPG uses an internal timing mechanism to produce Video over AXI4-Stream timing information. Likewise, when the Video Timing Input interface is enabled, the TPG uses the timing values from the Video Timing Input interface to generate the test patterns.

If the target system uses only one configuration of the Test Pattern Generator (i.e. does not need to be reprogrammed ever), you may choose to create a constant configuration by removing the AXI4-Lite interface. This reduces the core Slice footprint.

Programming Sequence

If processing parameters (such as the image size) need to be changed on the fly, or if the system needs to be reinitialized, it is recommended that pipelined Xilinx[®] IP video cores are disabled/reset from system output towards the system input, and programmed/enabled from system output to system input. `STATUS` register bits allow system processors to identify the processing states of individual constituent cores, and successively disable a pipeline as one core after another is finished processing the last frame of data.

Error Propagation and Recovery

Parameterization and/or configuration registers define the dimensions of video frames video IP should process. Starting from a known state, based on these configuration settings the IP can predict when the beginning of the next frame is expected. Similarly, the IP can predict when the last pixel of each scan line is expected. `SOE` detected before it was expected (early), or `SOE` not present when it is expected (late), `EOL` detected before expected (early), or `EOL` not present when expected (late), signals error conditions indicative of either upstream communication errors or incorrect core configuration.

When `SOE` is detected early, the output `SOE` signal is generated early, terminating the previous frame immediately. When `SOE` is detected late, the output `SOE` signal is generated according to the programmed values. Extra lines / pixels from the previous frame are dropped until the input `SOE` is captured.

Similarly, when `EOL` is detected early, the output `EOL` signal is generated early, terminating the previous line immediately. When `EOL` is detected late, the output `EOL` signal is

generated according to the programmed values. Extra pixels from the previous line are dropped until the input `EOL` is captured.

Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows in the IP Integrator can be found in the following Vivado Design Suite user guides:

- *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [\[Ref 8\]](#)
- *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 3\]](#)
- *Vivado Design Suite User Guide: Getting Started* (UG910) [\[Ref 6\]](#)
- *Vivado Design Suite User Guide: Logic Simulation* (UG900) [\[Ref 7\]](#)

Customizing and Generating the Core

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

1. Select the IP from the IP catalog.
2. Double-click on the selected IP or select the Customize IP command from the toolbar or popup menu.

For details, see the sections, “Working with IP” and “Customizing IP for the Design” in the *Vivado Design Suite User Guide: Designing with IP* ([UG896](#)) [\[Ref 3\]](#) and the “Working with the Vivado IDE” section in the *Vivado Design Suite User Guide: Getting Started* ([UG910](#)) [\[Ref 6\]](#).

If you are customizing and generating the core in the Vivado IP Integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator* (UG994) [\[Ref 7\]](#) for detailed information. IP Integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value you can run the `validate_bd_design` command in the Tcl console.

Note: Figures in this chapter are illustrations of the Vivado IDE. This layout might vary from the current version.

Interface

The Xilinx® Test Pattern Generator core is easily configured to meet your specific needs through the Vivado Design Suite. This section provides a quick reference to parameters that can be configured at generation time.




Figure 4-1: Customize IP Screen

The screen displays a representation of the IP symbol on the left side, and the parameter assignments on the right side, which are described as follows:

- **Component Name:** The component name is used as the base name of output files generated for the module. Names must begin with a letter and must be composed from characters: a to z, 0 to 9 and "_". The name `v_tpg_v6_0` cannot be used as a component name.
- **Video Component Width:** Specifies the bit width of input samples. Permitted values are 8, 10 and 12 bits. When using IP Integrator, this parameter is automatically computed based on the Video Component Width of the video IP core connected to the slave AXI-Stream video interface.
- **Optional Features:**
 - **AXI4-Lite Register Interface:** When selected, the core is generated with an AXI4-Lite interface, which gives access to dynamically program and change processing parameters. When deselected, you generate only the test pattern

selected and the AXI4-Stream slave interface is removed. For more information, see [Control Interface in Chapter 2](#).

- **Enable AXI4-Stream Slave Interface:** When selected, the core can feed the video input stream through. When deselected, the core can operate without a video input stream producing only the test patterns that the TPG can generate. When the AXI4-Stream interface is disabled and the Pass Through option is enabled, the core outputs either a black screen in RGB mode or a green screen in YCbCr mode. The AXI4-Stream slave interface is disabled when the AXI4-Lite interface is disabled, causing the Test Pattern Generator core to produce the test pattern selected in the GUI.
- **Enable Video Timing Interface:** When selected, the core requires the Video Timing Controller to supply timing input data when the Test Pattern Generator is not in Pass Through mode. When the Test Pattern Generator switches from Pass Through mode to one of the test patterns, the Test Pattern Generator uses timing information from the Video Timing Controller to produce the video data.
- **Enable INTC Ports:** When selected, the core generates the optional INTC_IF port, which gives parallel access to signals indicating frame processing status and error conditions. For more information, see [The Interrupt Subsystem in Chapter 2](#).
- **Input Video Format:** Specify to use Monochrome, RGB or YCbCr video formats. Selecting the video format is dependent on the video format of your system. Once selected, you can only change this option if you regenerate the core. When using IP Integrator, this parameter is automatically computed based on the Video Format of the video IP core connected to the slave AXI-Stream video interface.
- **Output Video Format:** The Output Video Format follows the Input Video Format unless the AXI4-Stream Slave Interface is disabled at which point the Output Video Format becomes enabled. Also, if you select RGB as the input video format, you can select monochrome as the output video format with the intention of using the Bayer sub-sampling feature to sub-sample the RGB input to a Bayer filtered, monochrome output. You can then specify to use Monochrome, RGB, YCbCr422 or YCbCr444 video formats. Selecting the video format is dependent on the video format of your system. Once selected, you can only change this option if you regenerate the core.
- **Test Pattern:** This option sets up the default test pattern when the TPG core becomes alive in the system. The test pattern can be changed by writing a different value to the `PATTERN_CONTROL` register via a master component (usually a processor) on the AXI4-Lite interface. This selection will also determine the test pattern when the TPG is run in constant mode (no AXI4-Lite interface).
- **Bayer Phase:** This option becomes activated when Monochrome is selected on the output. This option will set the default Bayer phase setting for the Test Pattern Generator. The numbers in this setting correspond to the number in Xilinx's CFA core.
- **Input Frame Dimensions:**
 - **Number of Active Pixels per Scan line:** When the AXI4-Lite control interface is enabled, this generated core uses the value specified in Vivado's Customize IP GUI

as the default value for the lower half-word of the `ACTIVE_SIZE` register. When an AXI4-Lite interface is not present, the GUI selection permanently defines the horizontal size of the frames the generated core instance is to process.

- Number of Active Lines per Frame:** When the AXI4-Lite control interface is enabled, the generated core uses this value specified in the Vivado's Customize IP GUI as the default value for the upper half-word of the `ACTIVE_SIZE` register. When an AXI4-Lite interface is not present, the GUI selection permanently defines the vertical size (number of lines) of the frames the generated core instance is to process.

Output Generation

For details, see "Generating IP Output Products" in the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 3].

Constraining the Core

This section contains information about constraining the core in the Vivado Design Suite.

Required Constraints

The only constraints required are clock frequency constraints for the video clock, `clk`, and the AXI4-Lite clock, `s_axi_aclk`. Paths between the two clock domains should be constrained with a `max_delay` constraint and use the `datapathonly` flag, causing setup and hold checks to be ignored for signals that cross clock domains. These constraints are provided in the XDC constraints file included with the core.

This section is not applicable for this IP core.

Device, Package, and Speed Grade Selections

This section is not applicable for this IP core.

Clock Frequencies

This section is not applicable for this IP core.

Clock Management

This section is not applicable for this IP core.

Clock Placement

This section is not applicable for this IP core.

Banking

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

Simulation

This section contains information about simulating IP in the Vivado Design Suite. For comprehensive information about Vivado simulation components, as well as information about using supported third party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [\[Ref 7\]](#).

Synthesis and Implementation

This section contains information about synthesis and implementation in the Vivado Design Suite. For details about synthesis and implementation, see "Synthesizing IP" and "Implementing IP" in the *Vivado Design Suite User Guide: Designing with IP* ([UG896](#)) [\[Ref 3\]](#).

C Model Reference

There is no C model for this core.

Detailed Example Design

No example design is available at this time. For a comprehensive listing of Video and Imaging application notes, white papers, related IP cores including the most recent reference designs available, see the Video and Imaging Resources page at www.xilinx.com/esp/video/refdes_listing.htm.

Test Bench

This chapter contains information about the provided test bench in the Vivado® Design Suite environment.

Demonstration Test Bench

A demonstration test bench is provided with the core which enables you to observe core behavior in a typical scenario. This test bench is generated together with the core in Vivado Design Suite. You are encouraged to make simple modifications to the configurations and observe the changes in the waveform.

Directory and File Contents

The following files are expected to be generated in the in the demonstration test bench output directory:

- `axi4lite_mst.v`
- `axi4s_video_mst.v`
- `axi4s_video_slv.v`
- `ce_generator.v`
- `tb_<IP_instance_name>.v`

Test Bench Structure

The top-level entity is `tb_<IP_instance_name>`.

It instantiates the following modules:

- DUT
The <IP> core instance under test.
- `axi4lite_mst`

The AXI4-Lite master module, which initiates AXI4-Lite transactions to program core registers.

- `axi4s_video_mst`

The AXI4-Stream master module, which generates ramp data and initiates AXI4-Stream transactions to provide video stimuli for the core and can also be used to open stimuli files generated from the reference C models and convert them into corresponding AXI4-Stream transactions.

To do this, edit `tb_<IP_instance_name>.v`:

- Add define macro for the stimuli file name and directory path

```
define STIMULI_FILE_NAME<path><filename>.
```
- Comment-out/remove the following line:

```
MST.is_ramp_gen(`C_ACTIVE_ROWS, `C_ACTIVE_COLS, 2);
```


and replace with the following line:

```
MST.use_file(`STIMULI_FILE_NAME);
```

For information on how to generate stimuli files, see *Chapter 4, C Model Reference*.

- `axi4s_video_slv`

The AXI4-Stream slave module, which acts as a passive slave to provide handshake signals for the AXI4-Stream transactions from the core output, can be used to open the data files generated from the reference C model and verify the output from the core.

To do this, edit `tb_<IP_instance_name>.v`:

- Add define macro for the golden file name and directory path

```
define GOLDEN_FILE_NAME "<path><filename>".
```
- Comment out the following line:

```
SLV.is_passive;
```


and replace with the following line:

```
SLV.use_file(`GOLDEN_FILE_NAME);
```

For information on how to generate golden files, see *Chapter 4, C Model Reference*.

- `ce_gen`

Programmable Clock Enable (ACLKEN) generator.

Verification, Compliance, and Interoperability

Simulation

A highly parameterizable test bench was used to test the Test Pattern Generator core. Testing included the following:

- Register accesses
 - Processing multiple frames of data
 - AXI4-Stream bidirectional data-throttling tests
 - Testing detection, and recovery from various AXI4-Stream framing error scenarios
 - Testing different `ACLKEN` and `ARESETn` assertion scenarios
 - Testing of various frame sizes
 - Varying parameter settings
-

Hardware Testing

The Test Pattern Generator core has been validated in hardware at Xilinx® to represent a variety of parameterizations, including the following:

- A test design was developed for the core that incorporated a MicroBlaze™ processor, AXI4-Lite interconnect and various other peripherals. The software for the test system included pre-generated input and output data along with live video stream. The MicroBlaze processor was responsible for:
 - Initializing the appropriate input and output buffers
 - Initializing the TPG core
 - Launching the test
 - Comparing the output of the core against the expected results

- Reporting the Pass/Fail status of the test and any errors that were found

Interoperability

The core slave (input) AXI4-Stream interface can work directly with any core that produces monochrome, RGB, YCbCr 444 or YCbCr 422 video data.

Migrating and Upgrading

This appendix contains information about migrating from an ISE design to the Vivado Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading their IP core, important details (where applicable) about any port changes and other impact to user logic are included.

Migrating to the Vivado Design Suite

For information about migration to Vivado Design Suite, see *ISE to Vivado Design Suite Migration Guide* (UG911) [Ref 2].

Upgrading in Vivado Design Suite

This section provides information about any changes to the user logic or port designations that take place when you upgrade to a more current version of this IP core in the Vivado Design Suite.

Parameter Changes

There are no parameter changes.

Port Changes

There are no port changes.

Other Changes

There are no other changes.

Debugging

This appendix includes details about resources available on the Xilinx® Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the Test Pattern Generator, the [Xilinx Support web page](http://www.xilinx.com/support) (www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for opening a Technical Support Web Case.

Documentation

This product guide is the main document associated with the Test Pattern Generator. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page (www.xilinx.com/support) or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the Design Tools tab on the Downloads page (www.xilinx.com/download). For more information about this tool and the features available, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core are listed below, and can also be located by using the Search Support box on the main [Xilinx support web page](http://www.xilinx.com/support). To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

Answer Records for the Test Pattern Generator Core

[AR 54536](#)

Contacting Technical Support

Xilinx provides technical support at www.xilinx.com/support for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

Xilinx provides premier technical support for customers encountering issues that require additional assistance.

To contact Xilinx Technical Support:

1. Navigate to www.xilinx.com/support.
2. Open a WebCase by selecting the [WebCase](#) link located under Support Quick Links.

When opening a WebCase, include:

- Target FPGA including package and speed grade.
- All applicable Xilinx Design Tools and simulator software versions.
- A block diagram of the video system that explains the video source, destination and IP (custom and Xilinx) used.
- Additional files based on the specific issue might also be required. See the relevant sections in this debug guide for guidelines about which file(s) to include with the WebCase.

Note: Access to WebCase is not available in all cases. Please login to the WebCase tool to see your specific support options.

Debug Tools

There are many tools available to address Test Pattern Generator core design issues. It is important to know which tools are useful for debugging various situations.

Vivado Lab Tools

Vivado® lab tools insert logic analyzer and virtual I/O cores directly into your design. Vivado lab tools allows you to set trigger conditions to capture application and integrated block

port signals in hardware. Captured signals can then be analyzed. This feature represents the functionality in the Vivado IDE that is used for logic debugging and validation of a design running in Xilinx devices in hardware.

The Vivado lab tools logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See *Vivado Design Suite User Guide: Programming and Debugging* ([UG908](#)).

Reference Boards

Various Xilinx development boards support Test Pattern Generator. These boards can be used to prototype designs and establish that the core can communicate with the system.

- 7 series evaluation boards
 - KC705
 - KC724

C Model Reference

See *Chapter 4, C Model Reference* in this guide for tips and instructions for using the provided C model files to debug your design.

Hardware Debug

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues. The Vivado lab tools are a valuable resource to use in hardware debug. The signal names mentioned in the following individual sections can be probed using the Vivado lab tools for debugging the specific problems.

General Checks

Ensure that all the timing constraints for the core were properly incorporated from the example design and that all constraints were met during implementation.

- Does it work in post-place and route timing simulation? If problems are seen in hardware but not in timing simulation, this could indicate a PCB issue. Ensure that all clock sources are active and clean.

- If using MMCMs in the design, ensure that all MMCMs have obtained lock by monitoring the LOCKED port.
- If your outputs go to 0, check your licensing.

Evaluation Core Timeout

The Test Pattern Generator hardware evaluation core times out after approximately eight hours of operation. The output is driven to zero. This results in a black screen for RGB color systems and in a dark-green screen for YUV color systems.

Interface Debug

AXI4-Lite Interfaces

Table C-1 describes how to troubleshoot the AXI4-Lite interface.

Table C-1: Troubleshooting the AXI4-Lite Interface

Symptom	Solution
Readback from the Version Register through the AXI4-Lite interface times out, or a core instance without an AXI4-Lite interface seems non-responsive.	Are the S_AXI_ACLK and ACLK pins connected? The VERSION_REGISTER readout issue may be indicative of the core not receiving the AXI4-Lite interface.
Readback from the Version Register through the AXI4-Lite interface times out, or a core instance without an AXI4-Lite interface seems non-responsive.	Is the core enabled? Is s_axi_aclken connected to vcc? Verify that signal ACLKEN is connected to either net_vcc or to a designated clock enable signal.
Readback from the Version Register through the AXI4-Lite interface times out, or a core instance without an AXI4-Lite interface seems non-responsive.	Is the core in reset? S_AXI_ARESETn and ARESETn should be connected to vcc for the core not to be in reset. Verify that the S_AXI_ARESETn and ARESETn signals are connected to either net_vcc or to a designated reset signal.
Readback value for the VERSION_REGISTER is different from expected default values	The core and/or the driver in a legacy project has not been updated. Ensure that old core versions, implementation files, and implementation caches have been cleared.

Assuming the AXI4-Lite interface works, the second step is to bring up the AXI4-Stream interfaces.

AXI4-Stream Interfaces

Table C-2 describes how to troubleshoot the AXI4-Stream interface.

Table C-2: Troubleshooting AXI4-Stream Interface

Symptom	Solution
Bit 0 of the <code>ERROR</code> register reads back set.	Bit 0 of the <code>ERROR</code> register, <code>EOL_EARLY</code> , indicates the number of pixels received between the latest and the preceding End-Of-Line (<code>EOL</code>) signal was less than the value programmed into the <code>ACTIVE_SIZE</code> register. If the value was provided by the Video Timing Controller core, read out <code>ACTIVE_SIZE</code> register value from the VTC core again, and make sure that the <code>TIMING_LOCKED</code> flag is set in the VTC core. Otherwise, using Vivado Lab Tools, measure the number of active AXI4-Stream transactions between <code>EOL</code> pulses.
Bit 1 of the <code>ERROR</code> register reads back set.	Bit 1 of the <code>ERROR</code> register, <code>EOL_LATE</code> , indicates the number of pixels received between the last End-Of-Line (<code>EOL</code>) signal surpassed the value programmed into the <code>ACTIVE_SIZE</code> register. If the value was provided by the Video Timing Controller core, read out <code>ACTIVE_SIZE</code> register value from the VTC core again, and make sure that the <code>TIMING_LOCKED</code> flag is set in the VTC core. Otherwise, using Vivado Lab Tools, measure the number of active AXI4-Stream transactions between <code>EOL</code> pulses.
Bit 2 or Bit 3 of the <code>ERROR</code> register reads back set.	Bit 2 of the <code>ERROR</code> register, <code>SOF_EARLY</code> , and bit 3 of the <code>ERROR</code> register <code>SOF_LATE</code> indicate the number of pixels received between the latest and the preceding Start-Of-Frame (<code>SOF</code>) differ from the value programmed into the <code>ACTIVE_SIZE</code> register. If the value was provided by the Video Timing Controller core, read out <code>ACTIVE_SIZE</code> register value from the VTC core again, and make sure that the <code>TIMING_LOCKED</code> flag is set in the VTC core. Otherwise, using Vivado Lab Tools, measure the number <code>EOL</code> pulses between subsequent <code>SOF</code> pulses.
<code>s_axis_video_tready</code> stuck low, the upstream core cannot send data.	During initialization, line-, and frame-flushing, the core keeps its <code>s_axis_video_tready</code> input low. Afterwards, the core should assert <code>s_axis_video_tready</code> automatically. Is <code>m_axis_video_tready</code> low? If so, the core cannot send data downstream, and the internal FIFOs are full.
<code>m_axis_video_tvalid</code> stuck low, the downstream core is not receiving data	<ul style="list-style-type: none"> No data is generated during the first two lines of processing. If the programmed active number of pixels per line is radically smaller than the actual line length, the core drops most of the pixels waiting for the (<code>s_axis_video_tlast</code>) End-of-line signal. Check the <code>ERROR</code> register.
Generated <code>SOF</code> signal (<code>m_axis_video_tuser0</code>) signal misplaced.	Check the <code>ERROR</code> register.
Generated <code>EOL</code> signal (<code>m_axis_video_tlast</code>) signal misplaced.	Check the <code>ERROR</code> register.

Table C-2: Troubleshooting AXI4-Stream Interface (Cont'd)

Symptom	Solution
Data samples lost between Upstream core and this core. Inconsistent EOL and/or SOF periods received.	<ul style="list-style-type: none"> • Are the Master and Slave AXI4-Stream interfaces in the same clock domain? • Is proper clock-domain crossing logic instantiated between the upstream core and this core (Asynchronous FIFO)? • Did the design meet timing? • Is the frequency of the clock source driving the <code>ACLK</code> pin lower than the reported <code>Fmax</code> reached?
Data samples lost between Downstream core and this core. Inconsistent EOL and/or SOF periods received.	<ul style="list-style-type: none"> • Are the Master and Slave AXI4-Stream interfaces in the same clock domain? • Is proper clock-domain crossing logic instantiated between the upstream core and this core (Asynchronous FIFO)? • Did the design meet timing? • Is the frequency of the clock source driving the <code>ACLK</code> pin lower than the reported <code>Fmax</code> reached?

If the AXI4-Stream communication is healthy, but the data seems corrupted, the next step is to find the correct configuration for this core.

Other Interfaces

Table C-3 describes how to troubleshoot third-party interfaces.

Table C-3: Troubleshooting Third-Party Interfaces

Symptom	Solution
Severe color distortion or color-swap when interfacing to third-party video IP.	Verify that the color component logical addressing on the AXI4-Stream <code>TDATA</code> signal is in according to <i>Data Interface</i> in Chapter 2. If misaligned: In HDL, break up the <code>TDATA</code> vector to constituent components and manually connect the slave and master interface sides.
Severe color distortion or color-swap when processing video written to external memory using the AXI-VDMA core.	Unless the particular software driver was developed with the AXI4-Stream <code>TDATA</code> signal color component assignments described in <i>Data Interface</i> in Chapter 2 in mind, there are no guarantees that the software correctly identifies bits corresponding to color components. Verify that the color component logical addressing <code>TDATA</code> is in alignment with the data format expected by the software drivers reading/writing external memory. If misaligned: In HDL, break up the <code>TDATA</code> vector to constituent components, and manually connect the slave and master interface sides.

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx Support](#).

[http://](#)For a glossary of technical terms used in Xilinx® documentation, see the [Xilinx Glossary](#).

[http://](#)For a comprehensive listing of Video and Imaging application notes, white papers, reference designs and related IP cores, see the *Video and Imaging Resources* page at:

http://www.xilinx.com/esp/video/refdes_listing.htm#ref_des.

References

These documents provide supplemental material useful with this user guide:

1. *Vivado AXI Reference Guide* ([UG1037](#))
2. *ISE to Vivado Design Suite Migration Guide* ([UG911](#))
3. *Vivado Design Suite User Guide: Designing with IP* ([UG896](#))
4. *KC724 GTX Transceiver Characterization Board User Guide* ([UG932](#))
5. *Vivado Design Suite User Guide: Programming and Debugging* ([UG908](#))
6. *Vivado Design Suite User Guide: Getting Started* ([UG910](#))
7. *Vivado Design Suite User Guide: Logic Simulation* ([UG900](#))
8. *Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator* ([UG994](#))

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
10/01/2014	6.0	Removed Application Software Development appendix.
04/02/2014	6.0	Added Video Timing Input interface.
10/02/2013	5.0	Synch document version with core version. Updated Constraints and Test Bench chapters. Updated Migration appendix.
03/20/2013	1.1	Updated for core version. Removed ISE chapters.
12/18/2012	1.0	Initial Xilinx release of Product Guide.

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>.

© Copyright 2012-2014 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.