Table of Contents

IP Facts

Chapter 1: Overview
  Feature Summary ................................................................. 5
  Applications ........................................................................ 5
  Licensing and Ordering Information ...................................... 5

Chapter 2: Product Specification
  Resource Utilization ............................................................. 6
  Port Descriptions .................................................................. 6

Chapter 3: Designing with the Core
  Clocking ................................................................................ 9
  Resets .................................................................................... 9
  Using the DSP48 Macro IP Core ............................................. 9

Chapter 4: Design Flow Steps
  Customizing and Generating the Core .................................... 17
  System Generator for DSP ..................................................... 22
  Constraining the Core .......................................................... 24
  Simulation .............................................................................. 25
  Synthesis and Implementation .............................................. 25

Appendix A: Migrating and Upgrading
  Migrating to the Vivado Design Suite .................................... 26
  Upgrading in the Vivado Design Suite .................................... 27

Appendix B: Debugging
  Finding Help on Xilinx.com ................................................... 28
  Debug Tools .......................................................................... 29

Appendix C: Additional Resources and Legal Notices
  Xilinx Resources .................................................................... 30
Introduction

The Xilinx® LogiCORE™ DSP48 Macro provides an easy-to-use interface that abstracts the DSP Slice and simplifies its dynamic operation by enabling the specification of multiple operations using a set of user-defined arithmetic expressions. The specified operations are enumerated and can be selected through a single port on the generated core.

Features

- Simplified and abstracted interface to DSP Slice enhances ease of use, code readability and portability
- Define DSP Slice operation using a list of user-defined arithmetic expressions
- Support for up to 64 instructions
- Supports the DSP Slice pre-adder
- Configurable pipelining
- Choose between DSP Slice or FPGA logic implementation

<table>
<thead>
<tr>
<th>Core Specifics</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supported Device Family</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Supported User Interfaces</td>
</tr>
<tr>
<td>Resources</td>
</tr>
</tbody>
</table>

Provided with Core

- Design Files: Encrypted RTL
- Example Design: Not Provided
- Test Bench: Not Provided
- Constraints File: Not Provided
- Simulation Model: Encrypted VHDL
- Supported S/W Driver: N/A

Tested Design Flows

- Design Entry: Vivado® Design Suite System Generator for DSP
- Simulation: For supported simulators, see the Xilinx Design Tools: Release Notes Guide.
- Synthesis: Vivado Synthesis

Support

Provided by Xilinx at the Xilinx Support web page

Notes:

1. For a complete listing of supported devices, see the Vivado IP catalog.
2. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.
Overview

The DSP48 Macro core allows straightforward configuration of the DSP Slice by specifying user-defined instructions. Multiple instructions can be specified, and the instruction being performed can be changed dynamically at run time.

Feature Summary

The DSP48 Macro core supports up to 64 separate instructions, which can be selected dynamically though a single control port.

The pipeline stages in the core can be allocated automatically in the user interface in the Vivado® Integrated Design Environment (IDE), specified in tiers, or you can individually specify them.

The option to enable and specify the use of DSP Slice cascade ports allows multiple DSP48 Macro cores to be efficiently connected to construct a larger circuit.

Applications

- Basic DSP Slice operations such as accumulator, multiplier, adder
- Time-shared math operations using a single DSP Slice such as complex multiplication
- DSP engine / co-processor
- MAC FIR

Licensing and Ordering Information

This Xilinx® LogiCORE™ IP module is provided at no additional cost with the Xilinx Vivado Design Suite under the terms of the Xilinx End User License. Information about this and other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.

For more information, visit the DSP48 Macro product web page.
Chapter 2

Product Specification

Resource Utilization

For full details about performance and resource utilization, visit the Performance and Resource Utilization web page.

Port Descriptions

![Core Schematic Symbol]

*Figure 2-1: Core Schematic Symbol*
Figure 2-1 and Table 2-1 illustrate and define the schematic symbol signal names. All control inputs are active-High.

Table 2-1: Core Signal Pinout

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Optional</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Input</td>
<td>No</td>
<td>Clock – active rising edge.</td>
</tr>
<tr>
<td>CE</td>
<td>Input</td>
<td>Yes</td>
<td>Clock Enable – core clock enable (active-High).</td>
</tr>
<tr>
<td>SCLR</td>
<td>Input</td>
<td>Yes</td>
<td>Synchronous Clear – synchronous reset (active-High). Asserting SCLR synchronously with CLK resets all registers. SCLR has priority over CE.</td>
</tr>
<tr>
<td>D [d_width-1:0]</td>
<td>Input</td>
<td>Yes</td>
<td>D port – primary input to DSP Slice pre-adder. The maximum d_width is 25 bits for 7 series devices and 27 bits for UltraScale™ devices.</td>
</tr>
<tr>
<td>A [a_width-1:0]</td>
<td>Input</td>
<td>Yes</td>
<td>A port – input to DSP Slice multiplier and secondary input (subtrahend) to pre-adder. The maximum a_width is 25 bits for 7 series devices and 27 bits for UltraScale devices.</td>
</tr>
<tr>
<td>ACIN [ac_width:0]</td>
<td>Input</td>
<td>Yes</td>
<td>Cascaded A port – used as per the A port but must be driven by the Acout of the previous DSP Slice, avoids FPGA routing and logic. Static selection between A and ACIN is made by the specified DSP Macro instructions. The maximum ac_width is 25 bits for 7 series devices and 27 bits for UltraScale devices, signed-extended to 30 bits.</td>
</tr>
<tr>
<td>B [b_width-1:0]</td>
<td>Input</td>
<td>Yes</td>
<td>B port – second input to multiplier. Maximum b_width: 18 bits</td>
</tr>
<tr>
<td>BCIN [bc_width-1:0]</td>
<td>Input</td>
<td>Yes</td>
<td>Cascaded B port. Must be driven by the BCOUT of the previous DSP Slice. Static selection between B and BCIN. Fixed bc_width: 18 bits</td>
</tr>
<tr>
<td>CONCAT [concat_width-1:0]</td>
<td>Input</td>
<td>Yes</td>
<td>CONCAT port – concatenation of the A and B DSP Slice inputs. The D input is included in the concatenation. Input to second stage add/sub. Mutually exclusive to the A, B and D ports. The maximum concat_width is 48 bits. <strong>Note:</strong> The A port, when specified, can be passed directly to the add/sub.</td>
</tr>
<tr>
<td>C [c_width-1:0]</td>
<td>Input</td>
<td>Yes</td>
<td>C port – input to DSP Slice add/sub. Maximum c_width: 48 bits</td>
</tr>
<tr>
<td>PCIN [pc_width-1:0]</td>
<td>Input</td>
<td>Yes</td>
<td>PCIN port – cascaded P input from the previous DSP Slice. Input to add/sub. Avoids FPGA routing and provides a low latency path. Fixed pc_width: 48 bits</td>
</tr>
<tr>
<td>CARRYIN</td>
<td>Input</td>
<td>Yes</td>
<td>CARRYIN port – carry input from FPGA logic, single bit.</td>
</tr>
<tr>
<td>CARRYCASCIN</td>
<td>Input</td>
<td>Yes</td>
<td>CARRYCASCIN port - cascaded carry input from the previous DSP Slice. Can be used to construct large adders.</td>
</tr>
<tr>
<td>SEL [sel_width-1:0]</td>
<td>Input</td>
<td>Yes</td>
<td>SEL port - selects from the enumerated list of instructions specified in the core user interface. Unsigned. Fixed sel_width: ceil(log2(num_instructions))</td>
</tr>
<tr>
<td>CED1..3</td>
<td>Input</td>
<td>Yes</td>
<td>Clock enables for D path registers (active-High)</td>
</tr>
</tbody>
</table>
### Table 2-1: Core Signal Pinout (Cont’d)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Optional</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CEA1..4</td>
<td>Input</td>
<td>Yes</td>
<td>Clock enables for A path registers (active-High)</td>
</tr>
<tr>
<td>CEB1..4</td>
<td>Input</td>
<td>Yes</td>
<td>Clock enables for B path registers (active-High)</td>
</tr>
<tr>
<td>CECONCAT3..5</td>
<td>Input</td>
<td>Yes</td>
<td>Clock enables for CONCAT path registers (active-High)</td>
</tr>
<tr>
<td>CEC1..5</td>
<td>Input</td>
<td>Yes</td>
<td>Clock enables for C path registers (active-High)</td>
</tr>
<tr>
<td>CEM</td>
<td>Input</td>
<td>Yes</td>
<td>Clock enables for M path registers (active-High)</td>
</tr>
<tr>
<td>CEP</td>
<td>Input</td>
<td>Yes</td>
<td>Clock enables for P path registers (active-High)</td>
</tr>
<tr>
<td>CESEL1..5</td>
<td>Input</td>
<td>Yes</td>
<td>Clock enables for SEL path registers (active-High)</td>
</tr>
<tr>
<td>SCLRD</td>
<td>Input</td>
<td>Yes</td>
<td>Synchronous reset for D path registers (active-High)</td>
</tr>
<tr>
<td>SCLRA</td>
<td>Input</td>
<td>Yes</td>
<td>Synchronous reset for A path registers (active-High)</td>
</tr>
<tr>
<td>SCLRB</td>
<td>Input</td>
<td>Yes</td>
<td>Synchronous reset for B path registers (active-High)</td>
</tr>
<tr>
<td>SCLRCONCAT</td>
<td>Input</td>
<td>Yes</td>
<td>Synchronous reset for CONCAT path registers (active-High)</td>
</tr>
<tr>
<td>SCLRC</td>
<td>Input</td>
<td>Yes</td>
<td>Synchronous reset for C path registers (active-High)</td>
</tr>
<tr>
<td>SCLRM</td>
<td>Input</td>
<td>Yes</td>
<td>Synchronous reset for M path registers (active-High)</td>
</tr>
<tr>
<td>SCLRP</td>
<td>Input</td>
<td>Yes</td>
<td>Synchronous reset for P path registers (active-High)</td>
</tr>
<tr>
<td>SCLRSEL</td>
<td>Input</td>
<td>Yes</td>
<td>Synchronous reset for SEL path registers (active-High)</td>
</tr>
<tr>
<td>P [p_msb-p_lsb:0]</td>
<td>Output</td>
<td>No</td>
<td>P port - output from DSP Slice add/sub, provides the result of the selected instruction. Maximum p_msb: 47 bits</td>
</tr>
<tr>
<td>CARRYOUT</td>
<td>Output</td>
<td>Yes</td>
<td>CARRYOUT port - carryout to FPGA logic from add/sub.</td>
</tr>
<tr>
<td>ACOUT [ac_width-1:0]</td>
<td>Output</td>
<td>Yes</td>
<td>ACOUT port - optional cascade A output, ac_width defined for ACIN.</td>
</tr>
<tr>
<td>BCOUT [bc_width-1:0]</td>
<td>Output</td>
<td>Yes</td>
<td>BCOUT port - optional cascade B output, bc_width defined for BCIN.</td>
</tr>
<tr>
<td>PCOUT [pc_width-1:0]</td>
<td>Output</td>
<td>Yes</td>
<td>PCOUT port - optional cascade P output, pc_width defined for PCIN.</td>
</tr>
<tr>
<td>CARRYCASCOUT</td>
<td>Output</td>
<td>Yes</td>
<td>CARRYCASCOUT port - optional cascade carryout output.</td>
</tr>
</tbody>
</table>

**Note:** p_msb and p_lsb are derived from the Output Port Properties; Full Precision Width and Width. See Implementation Page for more details.
Chapter 3

Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

Clocking

The DSP48 Macro requires a single clock, CLK, and is active-High triggered. Active-High clock enables can be selected on either a global or a per-register basis.

Resets

The DSP48 Macro has the option of selecting a global synchronous reset, or a reset per path. Asserting an SCLR pin for a single cycle resets the relevant registers. SCLR always overrides CE for all registers.

Using the DSP48 Macro IP Core

The core user interface performs error-checking on all input parameters. Several files are produced when a core is generated. For detailed instructions, see the Vivado® Design Suite User Guide, Designing with IP (UG896) [Ref 1].

Instruction Format

The instructions are case insensitive and ignore spaces between operands. The left side of the arithmetic expression, P=, is implicitly declared and should not be specified

Valid operands: D, A, ACIN, B, BCIN, CONCAT, C, PCIN, CARRYIN, CARRYCASCIN, 0.

Valid operators: +, -, *, >>17, (, ).
Chapter 3: Designing with the Core

- The >>17 operator targets the DSP Slice 17-bit wire shift; valid only for P and PCIN operators.

Valid functions: **rndsimple, rndsym, rndmacc**

- Rounding functions require that the P output width is less than full precision.
- See Supported Functions for further details.

**Examples**

**Accumulator**

1. **C**: Load
2. **C+P**: Accumulate (add)
3. **P-C**: Accumulate (subtract)

Three input add:

1. **C+CONCAT+P**

**Multiply Accumulate**

1. **A*B**: Load
2. **P+A*B**: Multiply accumulate

15-tap symmetric filter, where data is provided sequentially on the A,D and B inputs. A and D are used for the data values and B is used for the filter coefficients.

1. **(A+D)*B**: Taps 1 & 15
2. **(A+D)*B+P**: Taps 2...7 & 14...9
3. **A*B+P**: Tap 8
4. **rndsym(P)**: Round result

**Construction of Supported Instructions**

The following two sections illustrate how the list of supported instructions are constructed.

**Notation**

\[ varname = [ l1,l2,...] \]

This indicates \( varname \) supports the list of operator/operand combinations \( l1, l2, \ldots \).
Chapter 3: Designing with the Core

7 Series Devices

preadder = [ (A+D), (D+A), (D-A), D, -A, A, (ACIN+D), (D+ACIN), (D-ACIN), -ACIN, ACIN ]
mult_ip1 = [ ACIN, A, preadder ]
mult_ip2 = [ BCIN, B, 1 ]
mult = [ mult_ip1 * mult_ip2, mult_ip2 * mult_ip1 ]

The 1 is not explicitly required when defining an instruction; the 1 and corresponding * operator are ignored.

xmux = [ CONCAT, P, 0 ]
ymux = [ C, 0 ]
zmux = [ C, PCIN, P, P>>17, PCIN>>17, 0 ]
cinmux = [ CARRYIN, CARRYCASCIN, 0 ]

Similarly, 0 is not explicitly required when defining an instruction. The 0 and corresponding operator are ignored.

xycomb = [ xmux + ymux, ymux + xmux, mult ]

valid instructions = [
  xycomb + zmux + cinmux,
  xycomb - zmux,
  zmux + xycomb + cinmux,
  zmux - ( xycomb + cinmux ),
  zmux - zmux - ymux - cinmux,
  zmux - ymux - zmux - cinmux,
  zmux - ymux - zmux - cinmux,
  -zmux + zmux + ymux,
  -zmux + ymux + zmux,
  -zmux + zmux,
  rndsimple( zmux + zmux + cinmux )
  rndsimple( mult + cinmux )
  rndsym( [ P, PCIN ] ) ]
  rndsym( mult )
  rndmacc( mult + P )

Note that for the rndsimple functions, operand C is not supported for zmux.
**UltraScale™ Devices**

preadder = [ (A+D), (D+A), (D-A), D, -A, A, (ACIN+D), (D+ACIN), (D-ACIN), -ACIN, ACIN ]  
mult_ip1 = [ ACIN, A, preadder ]  
mult_ip2 = [ BCIN, B, 1 ]  
mult = [ mult_ip1 * mult_ip2, mult_ip2 * mult_ip1 ]

The 1 is not explicitly required when defining an instruction; the 1 and corresponding * operator are ignored.

wmux = [ C, P, 0 ]  
xmux = [ CONCAT, P, 0 ]  
ymux = [ C, 0 ]  
zmux = [ C, PCIN, P, P>>17, PCIN>>17, 0 ]  
cinmux = [ CARRYIN, CARRYCASCIN, 0 ]

Similarly, 0 is not explicitly required when defining an instruction. The 0 and corresponding operator are ignored.

xycomb = [ wmux + xmux + ymux, wmux + ymux + xmux, mult ]

**valid instructions** = [  
xycomb + zmux + cinmux,  
zmux + xycomb + cinmux,  
zmux - ( xycomb + cinmux ),  
zmux - wmux - xmux - ymux - cinmux,  
zmux - wmux - ymux - xmux - cinmux,  
-zmux +wmux + xmux + ymux,  
-zmux +wmux + ymux + xmux,  
-zmux - wmux - xmux,  
-zmux - xmux - wmux,  
-zmux - mult,  
rndsimple( zmux + xmux + ymux + cinmux )  
rndsimple( mult + zmux + cinmux )  
rndsимв( [ P, PCIN ] )  
rndsимв( mult )  
rndmacc( mult +wmux + P )

Send Feedback  
Discontinued IP
Chapter 3: Designing with the Core

Restrictions

- CONCAT operand is mutually exclusive to mult operands. When any input to the multiplier is specified, the CONCAT operand is restricted for all instructions, or vice versa. The inclusion of 1 in mult_ip2 enables all mult_ip1 combinations to be used as direct inputs to the second stage add/sub.

- The choice between A and ACIN is static; after one is specified the other is restricted. Similarly for B and BCIN.

- The use of CARRYCASCIN is restricted to a subset of instructions.

Supported Functions

**RNDSIMPLE(arg)**

RNDSIMPLE implements a non-symmetric round to negative; this is equivalent to the MATLAB® function ceil(arg-0.5).

<table>
<thead>
<tr>
<th>arg</th>
<th>RNDSIMPLE(arg)</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;x.5</td>
<td>x</td>
</tr>
<tr>
<td>x.5</td>
<td>x</td>
</tr>
<tr>
<td>&gt;x.5</td>
<td>x+1</td>
</tr>
<tr>
<td>&gt;=x.5</td>
<td>-x</td>
</tr>
<tr>
<td>-x.5</td>
<td>-x-1</td>
</tr>
<tr>
<td>&lt;=x.5</td>
<td>-x+1</td>
</tr>
</tbody>
</table>

The binary point of arg is defined by the full precision output width and the specified core output width; the core output is taken from the upper MSBs of the DSP Slice output with the remaining LSBs considered as the fractional portion. The binary point is taken as full precision p_width - p_width.

A rounding constant with a binary value of 0.0111...(or 0.499...) is added to arg and the LSBs removed by the process of reinterpreting the full precision output to the specified core output width. The LSBs remain on the accumulator.

Arg can include CARRYIN. This enables CARRYIN to determine the rounding direction. The assertion of CARRYIN is equivalent to adding 0.00...01. This modifies the rounding constant to 0.100.. (or 0.5) and therefore the rounding direction. This can be used to implement random rounding.
**RNDSYM(arg)**

RNDSYM implements a symmetric round to highest magnitude; this is equivalent to the MATLAB function `round(arg)`.

**Table 3-2: Illustration of RNDSYM Return Values**

<table>
<thead>
<tr>
<th>arg</th>
<th>RNDSYM(arg)</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;x.5</td>
<td>x</td>
</tr>
<tr>
<td>x.5</td>
<td>x+1</td>
</tr>
<tr>
<td>&gt;x.5</td>
<td>x+1</td>
</tr>
<tr>
<td>&gt;-x.5</td>
<td>-x</td>
</tr>
<tr>
<td>&lt;-x.5</td>
<td>-x-1</td>
</tr>
<tr>
<td>&lt;=-x.5</td>
<td>-x-1</td>
</tr>
</tbody>
</table>

The binary point of `arg` is defined in the same manner as for the `RNDSIMPLE(arg)` function.

A rounding constant with a binary value of 0.0111.... (or 0.499...) is added to `arg` along with a carryin, defined as the inverse sign bit of `arg`. The LSBs are removed by the process of reinterpretting the full precision output to the specified core output width. The LSBs remain on the accumulator. For multiply operations, the XNOR of the multiplier inputs is used instead of the inverse sign bit of `arg`, performing multiply rounding toward infinity.

When carryin is 1, this is equivalent to adding 0.00....01. This modifies the rounding constant to 0.100.. (or 0.5) and therefore the rounding direction.

**RNDMACC(arg)**

When performing symmetric rounding towards infinity of MACC and add accumulate operations, it is difficult to determine the sign of the output ahead of time, so the round might cost an extra clock cycle. This extra cycle can be eliminated by adding the C input rounding constant (typically a binary value of 0.0111...) on the very first cycle. The sign bit of the last but one cycle of the accumulator can be used for the final rounding operation done in the final accumulate cycle. This implementation is a practical way to save a clock cycle. There is a rare chance that the final accumulate operation can flip the sign of the output from the previous accumulated value.

To perform this for a MACC operation, the following DSP48 Macro instructions are used:

\[
P = (A+D) \times B + C \quad \text{(first cycle only)}
\]

\[
P = (A+D) \times B + P \quad \text{(middle cycles)}
\]

\[
P = \text{RNDMACC}((A+D) \times B + P) \quad \text{(last cycle only)}
\]
Chapter 3: Designing with the Core

Detailed Pipeline Implementation

Figure 3-1 illustrates the generalized DSP48 Macro implementation for 7 series devices.

**Note:**

- The second stage add/sub input mux implementations vary depending on the selected device.
- A static mux is resolved at core generation, whereas a dynamic mux is implemented in the generated core.

Users requiring a specific mapping to registers in the DSP48 primitive can use Table 3-3 to determine the corresponding DSP48 Macro registers. See the *UltraScale Architecture DSP Slice User Guide* (UG579) [Ref 2] or the *7 Series FPGA DSP48E1 Slice User Guide* (UG479) [Ref 3].
Table 3-3: Register Mapping for DSP48 Macro

<table>
<thead>
<tr>
<th>DSP48 Macro</th>
<th>Using Pre-adder(^{(1)})</th>
<th>No Pre-adder</th>
</tr>
</thead>
<tbody>
<tr>
<td>D3</td>
<td>D</td>
<td>N/A</td>
</tr>
<tr>
<td>A3</td>
<td>A1</td>
<td>A1</td>
</tr>
<tr>
<td>A4</td>
<td>AD</td>
<td>A2</td>
</tr>
<tr>
<td>B3</td>
<td>B1</td>
<td>B1</td>
</tr>
<tr>
<td>B4</td>
<td>B2</td>
<td>B2</td>
</tr>
</tbody>
</table>

Notes:
1. The mapping of A4 changes depending on whether the pre-adder is used so the tiered latency model is maintained.
Chapter 4

Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- **Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator** (UG994) [Ref 4]
- **Vivado Design Suite User Guide: Designing with IP** (UG896) [Ref 1]
- **Vivado Design Suite User Guide: Getting Started** (UG910) [Ref 5]
- **Vivado Design Suite User Guide: Logic Simulation** (UG900) [Ref 7]

Customizing and Generating the Core

This section includes information about using Xilinx tools to customize and generate the core in the Vivado® Design Suite.

If you are customizing and generating the core in the Vivado IP Integrator, see the **Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator** (UG994) [Ref 4] for detailed information. IP Integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value you can run the `validate_bd_design` command in the Tcl console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

1. Select the IP from the IP catalog.
2. Double-click the selected IP or select the Customize IP command from the toolbar or right-click menu.

For details, see the **Vivado Design Suite User Guide: Designing with IP** (UG896) [Ref 1] and the **Vivado Design Suite User Guide: Getting Started** (UG910) [Ref 5].
The DSP48 Macro core has three pages used to configure the core plus two informational tabs.

**Tab 1: IP Symbol**

The IP Symbol tab illustrates the core pinout.

**Tab 2: Instruction Summary**

The Instruction Summary tab displays the complete list of specified instructions and the SEL value that is required to select each instruction.

**Instructions Page**

This page is used to specify the instructions that the core is to implement.

- **Component Name**: The name of the core component to be instantiated. The name must begin with a letter and be composed of the following characters: a to z, 0 to 9, and “_”.

- **Available instructions**: Informational parameter. When the ‘Show Filtered’ check-box is ticked, the available instruction list dynamically updates to show the remaining valid instructions given the instruction that is currently being entered into the user interface. Instructions can be selected in the Available instruction panel and “drag and dropped” into an Instruction parameter.

- **Instructions 0 to 7**: Specifies the operations the core is to implement. Text entry of the desired arithmetic operation to be generated on the P output port. The left side of the expression, P=, is implicitly declared and should not be specified. Instructions are case insensitive.

  See Instruction Format for further details on the instruction format and supported operations.

- **Instructions 8 to 63**: Specifies instructions 8 to 63 using a comma-delimited list of instructions.

**Pipeline Options Page**

The pipeline depths of the various input paths are specified on this page.

- **Pipeline Options**: Specifies the pipeline method to be used: Automatic, By Tier and Expert.

- **Custom Pipeline options**: Specifies the pipeline depth of the various input paths.
  - **Tier 1 to 6**: When “By Tier” has been selected for Pipeline Options, these parameters are used to enable/disable the registers across all the input paths for a given pipeline stage. Some restrictions are enforced.
- When P has been specified in an expression, tier 6 is forced, as asynchronous feedback is not supported.

- **Individual registers**: When "Expert" has been selected for the Pipeline Options, these parameters are used to enable/disable individual register stages. Some restrictions are enforced.

- The P register is forced when P has been specified in an expression. Asynchronous feedback is not supported.

See [Detailed Pipeline Implementation](#) for further details on how the various pipeline stages relate to the core implementation.

### Control Ports:
- **CE**
  - Global check box: enables a single CE pin for all registers in the core.
  - D, A, B, CONCAT, C, M, P, SEL/CARRYIN check boxes: enable individual CE pins for all enabled registers in the core.

- **SCLR**
  - Global check box: enables a single SCLR pin for all registers in the core.
  - D, A, B, CONCAT, C, M, P, SEL/CARRYIN checkboxes: enable an individual SCLR pin for each datapath.

### Implementation Page
- **Input Port Properties**: Specifies the bit-width of the D, A, B, CONCAT and C input ports. See Table 2-1 for maximum port widths.

- **Output Port Properties**: Specifies the precision of the P output port; Full Precision and User Defined.

- The Vivado IDE automatically calculates the full precision output width given the width of the specified input ports. When P has been used as an operand, the full precision output width is set to the full DSP Slice width of 48 bits. When Full Precision is selected, the output width is set to the full precision value. When User Defined is selected, the output width can be set to any value up to 48 bits. When the specified value is less than the full precision width, the output is truncated, that is, the LSBs are removed. This option should be used when a rounding function has been specified.

  - **Width**: Specifies the actual output width of the P output port. When specified to be less than Full Precision, the DSP Slice output is truncated.

- **Additional Ports**: Specifies if the core has a CARRYOUT output port or the ACOUT, BCOUT, PCOUT or CARRYCASCOUT cascaded output ports.

- **Use DSP Slice**: Specifies if the core implementation uses an DSP Slice or FPGA logic equivalent. When a FPGA logic implementation is specified, the core is unlikely to achieve the same $F_{max}$ as DSP Slice.
User Parameters

Table 4-1 shows the relationship between the fields in the Vivado IDE and the User Parameters (which can be viewed in the Tcl Console).

Table 4-1:  Vivado IDE Parameter to User Parameter Relationship

<table>
<thead>
<tr>
<th>Vivado IDE Parameter</th>
<th>User Parameter</th>
<th>Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Show Filtered</td>
<td>show_filtered</td>
<td>False</td>
</tr>
<tr>
<td>Instructions: 0</td>
<td>instruction1</td>
<td>A*B+C</td>
</tr>
<tr>
<td>Instructions: 1</td>
<td>instruction2</td>
<td>#</td>
</tr>
<tr>
<td>Instructions: 2</td>
<td>instruction3</td>
<td>#</td>
</tr>
<tr>
<td>Instructions: 3</td>
<td>instruction4</td>
<td>#</td>
</tr>
<tr>
<td>Instructions: 4</td>
<td>instruction5</td>
<td>#</td>
</tr>
<tr>
<td>Instructions: 5</td>
<td>instruction6</td>
<td>#</td>
</tr>
<tr>
<td>Instructions: 6</td>
<td>instruction7</td>
<td>#</td>
</tr>
<tr>
<td>Instructions: 7</td>
<td>instruction8</td>
<td>#</td>
</tr>
<tr>
<td>Instructions: 8-63</td>
<td>instruction_list</td>
<td>#</td>
</tr>
<tr>
<td>Pipeline Options</td>
<td>pipeline_options</td>
<td>Automatic</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: 1</td>
<td>tier_1</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: 2</td>
<td>tier_2</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: 3</td>
<td>tier_3</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: 4</td>
<td>tier_4</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: 5</td>
<td>tier_5</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: 6</td>
<td>tier_6</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: D: 1</td>
<td>dreg_1</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: D: 2</td>
<td>dreg_2</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: D: 3</td>
<td>dreg_3</td>
<td>True</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: A: 1</td>
<td>areg_1</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: A: 2</td>
<td>areg_2</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: A: 3</td>
<td>areg_3</td>
<td>True</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: A: 4</td>
<td>areg_4</td>
<td>True</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: B: 1</td>
<td>breg_1</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: B: 2</td>
<td>breg_2</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: B: 3</td>
<td>breg_3</td>
<td>True</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: B: 4</td>
<td>breg_4</td>
<td>True</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: C: 1</td>
<td>creg_1</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: C: 2</td>
<td>creg_2</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: C: 3</td>
<td>creg_3</td>
<td>True</td>
</tr>
</tbody>
</table>
Table 4-1: Vivado IDE Parameter to User Parameter Relationship (Cont’d)

<table>
<thead>
<tr>
<th>Vivado IDE Parameter</th>
<th>User Parameter</th>
<th>Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Custom Pipeline options: Tier: C: 4</td>
<td>creg_4</td>
<td>True</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: C: 5</td>
<td>creg_5</td>
<td>True</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: CONCAT: 3</td>
<td>concatreg_3</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: CONCAT: 4</td>
<td>concatreg_4</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: CONCAT: 5</td>
<td>concatreg_5</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: SEL: 1</td>
<td>opreg_1</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: SEL: 1</td>
<td>opreg_2</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: SEL: 1</td>
<td>opreg_3</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: SEL: 1</td>
<td>opreg_4</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: SEL: 1</td>
<td>opreg_5</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: CARRYIN: 1</td>
<td>cinreg_1</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: CARRYIN: 2</td>
<td>cinreg_2</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: CARRYIN: 3</td>
<td>cinreg_3</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: CARRYIN: 4</td>
<td>cinreg_4</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: CARRYIN: 5</td>
<td>cinreg_5</td>
<td>False</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: CARRYIN: 5</td>
<td>mreg_5</td>
<td>True</td>
</tr>
<tr>
<td>Custom Pipeline options: Tier: B: 5</td>
<td>preg_6</td>
<td>True</td>
</tr>
<tr>
<td>Input Port Properties: D</td>
<td>d_width</td>
<td>18</td>
</tr>
<tr>
<td>Input Port Properties: A</td>
<td>a_width</td>
<td>18</td>
</tr>
<tr>
<td>Input Port Properties: B</td>
<td>b_width</td>
<td>18</td>
</tr>
<tr>
<td>Input Port Properties: CONCAT</td>
<td>concat_width</td>
<td>48</td>
</tr>
<tr>
<td>Input Port Properties: C</td>
<td>c_width</td>
<td>48</td>
</tr>
<tr>
<td>Output Properties</td>
<td>output_properties</td>
<td>Full_Precision</td>
</tr>
<tr>
<td>Output Port Properties: Width</td>
<td>p_width</td>
<td>48</td>
</tr>
<tr>
<td>Use CARRYOUT</td>
<td>has_carryout</td>
<td>False</td>
</tr>
<tr>
<td>Use ACOUT</td>
<td>has_acout</td>
<td>False</td>
</tr>
<tr>
<td>Use BCOUT</td>
<td>has_bcout</td>
<td>False</td>
</tr>
<tr>
<td>Use CARRYCASCOU</td>
<td>has_carrycascout</td>
<td>False</td>
</tr>
<tr>
<td>Use PCOUT</td>
<td>has_pcout</td>
<td>False</td>
</tr>
<tr>
<td>Control Ports: CE : Global</td>
<td>has_ce</td>
<td>False</td>
</tr>
<tr>
<td>Control Ports: CE : D</td>
<td>has_d_ce</td>
<td>False</td>
</tr>
<tr>
<td>Control Ports: CE : A</td>
<td>has_a_ce</td>
<td>False</td>
</tr>
<tr>
<td>Control Ports: CE : B</td>
<td>has_b_ce</td>
<td>False</td>
</tr>
<tr>
<td>Control Ports: CE : C</td>
<td>has_c_ce</td>
<td>False</td>
</tr>
<tr>
<td>Control Ports: CE : CONCAT</td>
<td>has_concat_ce</td>
<td>False</td>
</tr>
</tbody>
</table>
Chapter 4: Design Flow Steps

Output Generation

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 1].

System Generator for DSP

The DSP48 Macro core is available through Xilinx® System Generator for DSP, a design tool that enables the use of the model-based design environment Simulink® for FPGA design. The DSP48 Macro core is one of the DSP building blocks provided in the Xilinx blockset for Simulink. The core can be found in the Xilinx Blockset in the DSP section. The block is called “DSP48 Macro v3.0.” See the System Generator for DSP User Guide [Ref 6] for more information.

System Generator for DSP Graphical User Interface

This section describes each tab of the System Generator for DSP GUI and details the parameters that differ from the Vivado IDE.

Tab 1: Instructions

The Instruction tab is used to define the operations that the core is to implement. Each instruction can be entered on a new line, or in a comma delimited list, and are enumerated from the top-down. A maximum of 64 instructions can be specified. See Instructions Page and Instruction Format of Using the DSP48 Macro IP Core for details on supported instructions and their format.
**Tab 2: Pipeline Options**

The Pipeline Options tab is used to define the pipeline depth of the various input paths. See the **Pipeline Options Page** for details of all the core parameters on this tab.

**Tab 3: Implementation**

The Implementation tab is used to define implementation options. See the **Implementation Page** for details of all the core parameters on this tab.

- **Output Port Properties:** Specifies the precision of the P output port; Full Precision and User Defined.
- The core automatically calculates the full precision output width and binary point position given the width and binary point of the specified input ports. When P has been used as an operand, the full precision output width is set to the full DSP Slice width of 48 bits.
- When Full Precision is selected, the output is set to full precision width and binary point.
- When User Defined is selected, the output width can be set to any value up to 48 bits. The output formatting has two modes of operation:
  - Full precision binary point is calculated to be zero.
  - When the output width is specified to be less than the full precision width, the output is truncated, that is, the LSBs are removed.
  - The binary point is anchored. The output of the core behaves in the same manner as a System Generator Convert block with the following settings: **Quantization > Truncate and Overflow > Wrap**. Some restrictions on the binary point values are enforced; it cannot be greater than the full precision binary point value and its permitted minimum value will be modified to ensure that when the binary point value and output width are combined, the resulting MSB value does not exceed 48 bits.
  - **Width:** Specifies the user-defined output width of the P output port.
  - **Binary Point:** Specifies the user-defined **binary point of the P output port**.
- **ce:** Selects either a global clock enable pin, or separate clock enable pins for each register. When separate clock enable pins are selected, these are managed within System Generator to correctly handle multirate constraints.
- **rst:** Selects either a global reset pin, or separate reset pins for each datapath. In a similar way to the separate clock enable pins, System Generator manages the situation where datapaths with separate reset controls have different rates.
**FPGA Area Estimation**: See the System Generator for DSP documentation for detailed information about this section.

---

**Constraining the Core**

This section contains information about constraining the core in the Vivado Design Suite.

**Required Constraints**

This section is not applicable for this IP core.

**Device, Package, and Speed Grade Selections**

This section is not applicable for this IP core.

**Clock Frequencies**

This section is not applicable for this IP core.

**Clock Management**

This section is not applicable for this IP core.

**Clock Placement**

This section is not applicable for this IP core.

**Banking**

This section is not applicable for this IP core.

**Transceiver Placement**

This section is not applicable for this IP core.

**I/O Standard and Placement**

This section is not applicable for this IP core.
Simulation

For comprehensive information about Vivado simulation components, as well as information about using supported third party tools, see the Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 7].

Synthesis and Implementation

For details about synthesis and implementation, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 1].
Appendix A

Migrating and Upgrading

This appendix contains information about migrating a design from the ISE® Design Suite to the Vivado® Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading in the Vivado Design Suite, important details (where applicable) about any port changes and other impact to user logic are included.

Migrating to the Vivado Design Suite

For information about migrating to the Vivado Design Suite, see the ISE to Vivado Design Suite Migration Guide (UG911) [Ref 8].

The Vivado IP upgrade functionality can be used to upgrade an existing XCO/XCI file from v2.1 to DSP48 Macro v3.0. There are no changes of functionality, port or configuration from v2.1 to v3.0.

Parameter Changes

There are no parameter differences between DSP48 Macro versions v2.0 and v2.1 and DSP48 Macro v3.0.

Port Changes

There are no port changes between DSP48 Macro versions v2.0 and v2.1 and DSP48 Macro v3.0.

Functionality Changes

There are no functionality changes between DSP48 Macro versions v2.0 and v2.1 and DSP48 Macro v3.0.
Appendix A: Migrating and Upgrading

Upgrading in the Vivado Design Suite

This section provides information about any changes to the user logic or port designations that take place when you upgrade to a more current version of this IP core in the Vivado Design Suite.

Parameter Changes

No change.

Port Changes

No change.

Other Changes

No change.

Simulation

Starting with DSP48 Macro v3.0 (2013.3 version), behavioral simulation models have been replaced with IEEE P1735 Encrypted VHDL. The resulting model is bit and cycle accurate with the final netlist. For more information on simulation, see the Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 7].
Appendix B

Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the DSP48 Macro, the Xilinx Support web page contains key resources such as product documentation, release notes, answer records, information about known issues, and links for opening a Technical Support WebCase.

Documentation

This product guide is the main document associated with the DSP48 Macro. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page or by using the Xilinx® Documentation Navigator.

Download the Xilinx Documentation Navigator from the Downloads page. For more information about this tool and the features available, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available. DSP48 Macro

Answer Records for this core can be located by using the Search Support box on the main Xilinx support web page. To maximize your search results, use keywords such as:

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.
Master Answer Record for the DSP48 Macro

AR: 54500

Technical Support

Xilinx provides technical support in the Xilinx Support web page for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the Xilinx Support web page.

Debug Tools

There are many tools available to address DSP48 Macro design issues. It is important to know which tools are useful for debugging various situations.

Vivado Design Suite Debug Feature

The Vivado Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx devices.

The Vivado logic analyzer is used with the logic debug IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the Vivado Design Suite User Guide: Programming and Debugging (UG908) [Ref 9].
Appendix C

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

References

These documents provide supplemental material useful with this product guide:

3. *7 Series FPGA DSP48E1 Slice User Guide* (UG479)
Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>11/18/2015</td>
<td>3.0</td>
<td>UltraScale+ device support added.</td>
</tr>
<tr>
<td>04/02/2014</td>
<td>3.0</td>
<td>• Added link to resource utilization numbers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added User Parameter table (Table 4-1).</td>
</tr>
<tr>
<td>12/18/2013</td>
<td>3.0</td>
<td>• Added UltraScale architecture support.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Template updated.</td>
</tr>
<tr>
<td>10/02/2013</td>
<td>3.0</td>
<td>Minor updates to IP Facts table and Migrating appendix. Document version number advanced to match the core version number.</td>
</tr>
<tr>
<td>03/20/2013</td>
<td>1.0</td>
<td>Initial release as a product guide; replaces DS754. Added Artix®-7 support. There are no other documentation changes for this release.</td>
</tr>
</tbody>
</table>

Please Read: Important Legal Notices

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos

© Copyright 2013–2014 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. All other trademarks are the property of their respective owners.