



PlanAhead Release Notes

What's New in the 11.3 Release

UG656 (v 11.3) September 16, 2009



Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

© 2009 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Table of Contents

<i>What's New in the PlanAhead 11.3 Release</i>	4
Device Support	4
Installation and Licensing	5
Incremental Releases	5
New PlanAhead Features	5
Device Support	5
I/O Pin Planning.....	5
GUI	6
Full 64-bit Linux OS Support	6
<i>Appendix A: Prior Release Notes for Version 11.2</i>	6
New PlanAhead Features	6
Device Support	6
I/O Pin Planning.....	7
GUI	7
Miscellaneous	7
Known Issues	8
Automatic placement of pblocks is not enabled for Spartan-6 devices.....	8
<i>Appendix B: Prior Release Notes for Version 11.1</i>	8
New PlanAhead Features	8
I/O Pin Planning.....	8
RTL Creation	9
RTL Analysis.....	10
Debugging with ChipScope	11
Logic Synthesis and Implementation	12
Design Analysis	14
Floorplanning.....	16
Miscellaneous	16
Known Issues	17
1) Simultaneous Edits while using PlanAhead with Project Navigator	17
2) Replace All in RTL Editor only replaces from insertion point.....	17
3) Protected Cores with netlist security attributes not imported	17
4) VREF DRC incorrect for DIFF_HSTL_1 and DIFF_HSTL_II_18 for Spartan-3A.....	18

What's New in the PlanAhead 11.3 Release

This section provides an overview of the new features and functionality included in the 11.3 release of the PlanAhead™ software. Beginning with ISE® Design Suite 11, the service pack release naming convention was replaced with numbered incremental releases (for example, 11.2 instead of 11.1 Service Pack 2). This was done to better reflect our commitment to delivering feature enhancements in addition to bug fixes between major releases. The incremental releases are not “full” releases, and are intended to be installed as overlays over the full 11.1 release. For details on the functionality in the 11.1 release, please refer to the PlanAhead and ISE Design Suite 11 documentation and release notes.

This document assumes that users will upgrade to the ISE Design Suite 11.3 release. However, users electing to use previous ISE versions will still see significant benefits in migrating to PlanAhead 11.3. Support is available for versions of ISE 6.1i and later.

For more information, please refer to the *PlanAhead User Guide* or contact the Xilinx® Technical Support. For contact information, visit www.xilinx.com/support.

Device Support

PlanAhead 11.3 supports Virtex®-6 and Spartan®-6 devices, as well as all of the available Virtex-4, Virtex-5 and Spartan-3 devices. Support for Virtex, Virtex-II, Virtex-II Pro and Spartan 2 device families was removed from the ISE Design Suite software in the 11.1 release. For designs using these older devices, use the ISE software version 10.1 or earlier.

As new devices are introduced, they will be made available in PlanAhead through the numbered incremental releases. We recommend that you remain current with the PlanAhead releases using the Xilinx Update utility. Numbered releases are distinguished by the last digit in the release number, such as, 11.3, 11.4, etc.

Table 1: Device Families available with the PlanAhead 11.3 software.

Virtex-6 HXT	Spartan-6
Virtex-6 LX	Spartan-3A DSP
Virtex-6 LXT	Spartan-3AN
Virtex-6 CXT	Spartan-3A
Virtex-6 SXT	Spartan-3E
Virtex-6 Lower Power	Spartan-3
Virtex-5 TXT	Virtex-4 SX
Virtex-5 FXT	Virtex-4 LX

Virtex-5 SXT	Virtex-4 FX
Virtex-5 LXT	
Virtex-5 LX	
Virtex-5 QPro	

Installation and Licensing

All Xilinx software tools were migrated to FLEXnet-based licensing in the 11.1 release. For more information about installing the software, obtaining licenses and configuring the license manager, see the *ISE Design Suite 11: Installation, Licensing, and Release Notes*.

Incremental Releases

Incremental PlanAhead releases will be made available using the Xilinx Update mechanism. Running Xilinx Update will alert you to new PlanAhead releases and prompt you to download and install the updates.

New PlanAhead Features

Device Support

PlanAhead 11.3 introduces support for the Virtex-6 HXT family. The Virtex-6 HXT family of devices is in the first public access release phase though not yet in full production. PlanAhead supports the following basic features for these new devices:

- Device Exploration – View physical resources for devices
- I/O Pin Planning – Drag and drop ports for pin assignments
- Floorplanning
- Design Analysis
 - Import placement results from routed NCD
 - Import timing results from TRCE path reports
- TimeAhead – Basic support, production speed files are not yet available for these devices
- DRC – Device-specific Design Rule Checks
- Synthesis and Implementation Runs
- Project Navigator Integration

In addition to the new Virtex-6 HXT devices, a number of new package and speed grades have been added for the Spartan-6 devices. PlanAhead 11.3 continues to support all current production devices from the 11.1 and 11.2 releases.

I/O Pin Planning

PlanAhead 11.3 includes the following enhancements to the pin planning environment:

DRC Updates for DCI Cascade

Design rule checks (DRCs) related to DCI cascading have been updated, and you can create and define these constraints in the graphical user interface (GUI) (referenced below).

GUI

PlanAhead 11.3 includes the following enhancements to the GUI:

- You can create and manipulate DCI Cascade constraints from within the PlanAhead cockpit.
- The Package View now has dynamic labels that display the IO row and column name regardless of the zoom level of the Package View.
- There is a new format for the timing path reports that displays the clock source and destination latency calculations in separate sections.

Full 64-bit Linux OS Support

Beginning in PlanAhead 11.3, there is a true 64-bit port for the ISE-supported 64-bit Linux operating systems (OS). A full 64-bit port allows access to large memory server systems (greater than 4 GB) for the largest designs targeting very large FPGA devices. In prior releases, 32-bit binaries were run on the 64-bit OS, which is still supported.

Appendix A: Prior Release Notes for Version 11.2

New PlanAhead Features

Device Support

PlanAhead 11.2 introduces support for Virtex[®]-6 and Spartan[®]-6 devices. These are two new device families that are in the first public access release phase, and are not yet in full production. The PlanAhead[™] software supports the following basic features for these new devices:

- Device Exploration – View physical resources for devices
- I/O Pin Planning - Drag and drop ports for pin assignments
- Floorplanning
- Design Analysis
 - Import placement results from routed NCD
 - Import timing results from TRCE path reports
- TimeAhead – Basic support, production speed files are not yet available for these devices
- DRC – Device-specific Design Rule Checks
- Synthesis and Implementation Runs
- Project Navigator Integration

I/O Pin Planning

PlanAhead 11.2 includes several enhancements to the PinAhead environment, as described below.

Alternate Compatible Devices

For Virtex-6 devices, PlanAhead now includes the ability to define alternate compatible parts to support different devices with compatible packages. This feature is not available for any of the Spartan-6 devices at this time.

New DRCs

Many new device-related DRCs have been added to PlanAhead 11.2. Refer to Chapter 5, “I/O Pin Planning” of the *PlanAhead User Guide* for information about the various I/O DRCs.

New Constraint Support

PlanAhead supports new IN_TERM and OUT_TERM constraints for Spartan-6 devices.

GUI

PlanAhead 11.2 includes many enhancements to the GUI, including:

- There have been significant speedup and memory improvements in the GUI when drawing fully-placed designs.
- Site names are now drawn in the Device View within the GUI.
- The view search field now filters selections as well as displayed items.
- Multiple source file adding and disabling files has been made much faster.
- Selecting many primitives is much faster
- Improved support for Japanese language installs.
- Improved support for Verilog source file editing.
- View filtering works for trees as well as tables.
- PlanAhead now allows copy and paste of elaboration messages
- Removal of default shortcuts is now allowed.
- Improved startup performance on 64-bit Linux.

Miscellaneous

PlanAhead now imports the targeted-device part information from NGC files. *Ngc2edif* now exports the part information in the generated EDIF, and PlanAhead will parse it and use it as the default part for the project. We will also issue warnings if instantiated ngc cores reference a part that is different than the part assigned to the top-level netlist.

In Project Navigator integration mode, PlanAhead now echoes warning messages to the console window and log file for constraints that are not understood. Previously these constraints were passed silently through PlanAhead and

preserved in the Project Navigator source UCF, but no warnings were generated to give the user the opportunity to correct any problems in the UCF.

Known Issues

Automatic placement of pblocks is not enabled for Spartan-6 devices.

Automatic placement and sizing of pblocks is not supported yet in this new device family.

Solution:

Users can still manually draw rectangles, place, and resize pblocks in the GUI.

Appendix B: Prior Release Notes for Version 11.1

New PlanAhead Features

I/O Pin Planning

PlanAhead 11.1 includes several enhancements to the PinAhead environment, as described below.

Alternate Compatible Devices

For Virtex[®]-5 devices, PlanAhead 11.1 allows you to specify alternate parts during I/O pin planning. The alternate devices must be of the same physical package. The PlanAhead[™] software will place I/O prohibits on the unbonded I/O pads that can not be shared across the various devices specified. This ensures that the I/O pin assignment will work across the devices selected. We recommend that you also use the *Run DRC* menu command/toolbar button on the target devices.

Importing I/O Ports Improvements

Several improvements were made to enable more flexibility while importing I/O Ports into PlanAhead 11.1.

- You can now import a User Constraint File (UCF) with I/O port definitions, I/O standards and I/O constraints into an empty PlanAhead Project to begin I/O pin planning without RTL or a synthesized netlist.
- The Port direction will not be defined as it is not included in UCF syntax. You can use the *Set Direction* popup menu command to define I/O Port direction.
- You can import ISE pad file CSV format files into PlanAhead to begin I/O pin planning.
- The imported CSV file can now contain additional columns of user specified information. PlanAhead will import, display, maintain and export these fields and their values. You can modify the field values while in PlanAhead. This feature enables you to use custom information in the

Package Pins list that is maintained throughout the I/O pin planning process using PlanAhead.

New DRCs

Many new I/O related DRCs have been added to PlanAhead 11.1. Refer to Chapter 5, “I/O Pin Planning” of the *PlanAhead User Guide* for information about the various I/O DRCs.

Miscellaneous PinAhead Features

- PlanAhead now enables users to create differential I/O pairs. The *Make Diff Pair* command and the *Split Diff Pair* popup menu commands can be used to create and remove differential pairs. You are prompted to define the Positive and Negative signals for each pair.
- The *Fix Instance* and *Unfix Instance* commands were renamed to *Fix Port* and *Unfix Ports* when I/O Ports are selected.
- The I/O Ports and Package Pins table views can now be exported to a Microsoft Excel (xls format) spreadsheet using the *Export to Spreadsheet* popup menu command.
- I/O Ports can be added to or removed from existing I/O Port Interfaces using the *Assign to Interface* or *Unassign from Interface* popup menu commands.

RTL Creation

The PlanAhead RTL environment contains HDL source file management, an HDL Editor, RTL elaboration with RTL analysis including RTL netlist, hierarchy and schematic views as well as resource estimation, and lint-style DRC checks for power and performance. It has been enhanced in the 11.1 release and now also supports logic synthesis and implementation.

Importing Sources

PlanAhead projects can be created using Verilog, VHDL or both as the sources. You can now specify VHDL Libraries for files as they are imported. It is also much easier to use the enhanced Sources view to select multiple VHDL source files and set the library on them all simultaneously.

XCF format configuration files for XST synthesis can also be imported as source. They can be modified using the RTL Editor view.

NGC format core files can be imported as sources. They are copied into the various synthesis and implementation run directories.

Sources View Enhancements

The Sources view has been enhanced to display the source type, location, library and whether the source file is copied locally into the Project directory. The view

can be configured to group and display the files by source type, by source root location or in a flat list.

Source files can be enabled or disabled for elaboration or synthesis by using the *Enable Source Files* or *Disable Source Files* popup menu commands. The capability allows you to experiment with various design configurations within the same Project.

The Sources view can be exported to a spreadsheet by using the *Export to Spreadsheet* popup menu command.

Importing Source Directories

Entire directory trees can be added to RTL projects. All currently supported file types of sources will be added to the project when selecting this option in the new project creation or add source wizards. All directories will be recursively searched for these sources below the specified directory.

RTL Editor

Several enhancements have been made to the RTL Editor to better display the various RTL constructs. The cross selection of various logic objects has also been improved.

Two commands have been added to enable quick RTL location for selected objects. Using the *Show Source* or *Show Definition* commands will highlight the specific logic code or the logic instantiation in the RTL Viewer for the selected logic object types.

RTL Analysis

RTL analysis can be performed by first elaborating the RTL netlist using the *Run Elaboration* command. Elaboration is a very quick technology mapping of RTL to primitives for the purposes of viewing schematics, resource estimation, and debugging RTL. It is not intended to have perfect correlation to the final synthesized netlist, as this would require the runtime of a full synthesis engine. It is an optional step in the synthesis and implementation process.

RTL Elaboration

PlanAhead 11.1 leverages the RTL parser supplied by Verific[®] Design Automation. This widely used solution elaborates the RTL and performs basic legality checking. Issues with RTL constructs are displayed and cross-probable in the Elaboration Results view. Improvements in the elaboration process including accuracy, speed and memory allocation have been made in PlanAhead 11.1.

RTL Schematic Exploration

Once the RTL Source files have been elaborated, PlanAhead analysis features are made available. The Schematic view can be invoked on any selected logic and

interactively expanded and explored. All of the views work very similarly to their PlanAhead counterparts that use the synthesized netlist data. The schematic representation of the RTL logic including symbols and logic inference has been improved in the 11.1 release.

Resource Estimation

Once the RTL is elaborated, estimations of the resources required are provided to help users select a target device and to get a sense of the size of their designs. These are early estimations based on RTL only and may change after synthesis and implementation. The accuracy of the resource estimation has been improved in the 11.1 release.

RTL DRCs

PlanAhead 11.1 now contains several RTL based DRCs. These checks are designed to provide guidance for performance or power optimization. They will highlight areas of the RTL source code that could present logic error conditions or that could be modified for improved performance. Refer to the *RTL Creation and Analysis* section of the *PlanAhead User Guide* for more information about the types of RTL checks included.

Debugging with ChipScope

One of the other big improvements in PlanAhead 11.1 is the integration of the ChipScope™ core insertion and debug tool. You can now select signals for probing, insert and compile the ChipScope ILA or ICON cores into a synthesized netlist, and launch the ChipScope Analyzer on completed runs with bitstreams. The integration allows you to configure the cores prior to implementation and enables experimentation with implementation options. You can interactively explore the core logic with the Schematic view and to analyze and floorplan the logic resources used by the cores.

RTL Cores

PlanAhead 11.1 now recognizes ChipScope cores inserted in the RTL logic

Inserting and Compiling the ILA Cores

You can select nets to probe with ChipScope cores using either the Netlist, Schematic or Find Results views. The “Unconnected” nets are displayed in the ChipScope view.

A *Set up ChipScope* wizard is available to walk through the process of selecting nets for analysis and configuring the cores. Once the *Set up ChipScope* command has been run, PlanAhead will trace the logic for the clock signal driving the signals and display it in the ChipScope view. PlanAhead will automatically insert as many cores as are required to satisfy the signals selected.

Once the cores are configured, PlanAhead will call the appropriate ChipScope commands to compile the cores and insert them into the logical netlist prior to implementation. Each implementation run will then contain the core logic. The PlanAhead Schematic view can be used to analyze the inserted core logic.

The netlist can then be updated or re-synthesized and PlanAhead will attempt to keep the probed core signals intact. A report is issued if probed signals changed or were affected during the netlist modification.

There are many core configuration, reporting and analysis capabilities included in the PlanAhead integration with ChipScope. Refer to Chapter 11, “Debugging the Design with ChipScope” of the *PlanAhead User Guide* for more information.

ChipScope DRCs

Several DRCs have been added to validate that the core configuration and insertion has been performed successfully.

Launching the ChipScope Analyzer

Once an implementation run has completed and the *bitgen* command has been run to create a bitstream, the ChipScope Analyzer can be launched to debug the design. Simply select the completed run and use the *Run ChipScope Analyzer* command.

Logic Synthesis and Implementation

The addition of a logic synthesis environment and front to back process is one of the biggest additions to PlanAhead in the 11.1 release. You can now import RTL sources, synthesize the logic, implement the synthesized netlist, analyze the implementation results, floorplan and experiment with implementation options and generate bitstreams. It is going a long way toward providing a comprehensive front to back design environment and solution.

Design Flow and Project Management Improvements

The way in which PlanAhead manages the design flow and data has changed in 11.1 to accommodate experimentation with multiple synthesis and implementation runs simultaneously. Previously, PlanAhead Projects consisted of a single imported netlist. You could create multiple Floorplans for experimentation, which were basically constraint sets that all leveraged that single version of the netlist. Creation of a Floorplan was always required and the netlist was always loaded into memory during a PlanAhead session.

In 11.1, you can experiment with multiple synthesis runs using different synthesis strategies. This process results in multiple netlists being created and stored within the PlanAhead Project. PlanAhead now enables you to interactively load the various versions of the netlist into the environment for analysis, I/O pin planning or floorplanning. Only one netlist version can be loaded at a time using the *Import*

Run Results command. You are prompted to load the netlist for analysis, I/O pin planning or floorplanning and the appropriate view layout is initiated.

Since logic synthesis is performed prior to physical implementation, creation of a Floorplan is not required to create or analyze synthesis runs. You are prompted to create a Floorplan only when physical constraint modification is required or performed.

Creating Synthesis Runs

The interactive logic synthesis environment now utilizes the ExploreAhead environment that was used for implementation only in previous releases. The term “ExploreAhead” has been removed from the tool interface and documentation. It is now referred to as the PlanAhead logic synthesis and implementation environment.

The PlanAhead 11.1 synthesis and implementation environment enables you to configure, launch and monitor multiple synthesis runs using the Xilinx XST synthesis tool. You can define reusable “strategies” for synthesis runs. A Strategy consists of a set of options and option values to achieve a certain design objective. As an example, you might create strategies for power, performance or area optimization. You’d then assign these strategies to individual runs and launch them simultaneously or serially.

The *Run Synthesis* command can be used to create and launch an individual synthesis run with an applied strategy. The *Run Multiple Strategies* command can be used to create and launch multiple synthesis runs using multiple strategies.

The Design Runs view displays the runs created allowing you to monitor the status and view the results. The XST report file can be viewed as well as the FMax and SLICE utilization statistics.

Run result netlists can then be imported into PlanAhead to analyze the logic or to view resource statistics. The netlist can also be used to create a PlanAhead floorplan for post-synthesis I/O pin planning, design analysis, floorplanning and implementation.

Creating Implementation Runs

Implementation runs can be created directly from the synthesized run netlist or from within Floorplans. Creating Floorplans allows you to experiment with various logical or physical constraints or alternate devices. You can define reusable “strategies” for implementation runs. As an example, you might create strategies for the various map logic optimization options or par effort levels. You’d then assign these strategies to individual runs and launch them simultaneously or serially.

The *Run Implementation* command can be used to create and launch an individual implementation run with an applied strategy. The *Run Multiple Strategies* command can be used to create and launch multiple implementation runs using multiple strategies.

In previous releases, a Floorplan was required to be able to create runs or to analyze results. The constraints defined in the Floorplan were exported to the implementation tools. This capability still exists and works the same way for creating and launching runs from a Floorplan. However, you can now create and launch runs directly from a synthesized netlist without creating a Floorplan. You have the ability to define an external UCF for each run.

Runs can be imported into the PlanAhead environment for further analysis. The netlist, UCF constraints, placement and timing results are all imported into the PlanAhead environment for analysis. If you make any changes to the constraints, you are prompted to save the changes as a Floorplan for future implementation or analysis purposes.

Double-clicking on a run will invoke the Import Run Results dialog to import the results.

Support for Remote Hosts

PlanAhead 11.1 provides the ability to run the implementation on remote hosts. This feature uses the *ssh* command, which limits its availability to Linux users only. Users can define and configure a set of remote hosts using the *Tools > Options > Configure Remote Hosts* dialogbox. Upon launching runs, users can specify which machine to use for each run. A *Test* button is provided to ping the remote machines to ensure the machine can be logged into. There are some additional setup requirements for machines to utilize this capability. Please see the PlanAhead User Guide for information on configuring multiple remote execution hosts.

Importing ISE Results from Command Line Tools

A fourth option was added to the Create Project wizard to step through the process of importing ISE™ software implementation results that were created outside of PlanAhead using the command line tools.

Design Analysis

Timing Analysis

The TimeAhead static timing analysis has been updated to better support Virtex-5 and some Virtex-4 designs. Accuracy has been improved over previous TimeAhead versions with certain logic constructs in those devices.

TimeAhead now allows you to specify an alternate speed grade to estimate the performance of your design in the various speed grades available for the target device.

The Timing Results view now categorizes the timing paths by constraint for results imported from TRCE. This includes results derived from TimeAhead or imported from *Trce*. The report also indicates whether the path is Setup or Hold related. The list of timing paths can be toggled to display a flat list as in previous releases or the new categorical constraint based list.

The Path report has been improved to now display clock skew. The format of the report has been consolidated to display information more effectively.

Tooltips have been added to the fields in the Timing report and the Path report to display long text strings such as Source and Destination paths without scrolling or resizing the views.

PlanAhead now supports importing TRCE (.twx) format report files from the ISE Design Suite 11.1 and later. The path properties report also shows hyperlinks to timing parameters for cell delays to the online documentation in the device data sheet. Users may also search the device user guides manually for graphical representations of these timing parameters.

Searching for Objects

The *Find* command dialog now has a means to select which netlist to search for objects. If the RTL has been elaborated and a synthesized netlist is loaded, you can now select which netlist to perform the search.

Many new object types and filtering criteria have been added to the search dialog. There are too many to list here, but generally there is better control of search filtering based on primitive type and attributes. Experiment with the filtering menus in the Find dialog for more information.

New DRCs

Many new DRCs have been added to PlanAhead 11.1. Refer to Chapter 8, “Analyzing the Design” of the *PlanAhead User Guide* for information about the various DRCs.

Hierarchical Resource Statistical Reporting

You can now output spreadsheet reports of resource utilization statistics for any level(s) of the logic hierarchy. The Pblock and Instance Properties view now contain an *Export Statistics* Toolbar icon. It invokes a dialog allowing you to define the types of information to include in the report as well as how many levels of logic hierarchy to traverse and include in the report.

Floorplanning

Pblock Improvements

The underlying Pblock manipulation algorithms have been improved in PlanAhead 11.1 to fix issues with rectangle and range rendering during Pblock creation, resizing and moving operations. This enables more flexible and consistent Pblock and LOC constraint manipulation. Some of the improvements include:

- Users are prompted to adjust Pblock Range types as Pblocks are moved or reshaped over new device resources.
- Pblock graphics use shading techniques to indicated logic type ranges that are assigned in the Pblock.

Prohibit Sites

The ability to prohibit logic sites including CLBs, BRAM, DSP and I/Os from being used during implementation has been enabled in PlanAhead 11.1. It will display a red X on all prohibited sites from an imported UCF or when set in PlanAhead. To set it in PlanAhead, select one or more sites in the Device and use the *Set Prohibit* popup menu command. You can use the *Select Area* command to select a group of sites inside of a rectangle. . Similarly, you can clear Prohibits from selected sites.

Miscellaneous

- The Main Toolbar has been simplified by moving some of the view specific Toolbar icons into the views that they interact with. The Device view now contains several new Toolbar icons for commands specific to the Device view.
- The *Tools > Options > Shortcuts* configuration capability has been extended to now allow more flexible user defined shortcuts. This includes the ability to view specific shortcut keys. These user defined shortcut schemas are stored and retrieved from each users PlanAhead custom configuration file area.
- The table type views such as the Timing Report, I/O Ports, etc, now have a search filtering mechanism to filter the listed set of objects. Select the magnifying glass Toolbar icon and enter any text string to filter the objects displayed in the view. There is an options menu next to the Search Field that allows you to define the table column for which to perform the search.
- On Windows, PlanAhead Projects can now be opened from the Desktop by double clicking the Project files with .ppr extensions. On Linux, ppr files may be passed in as an argument to the PlanAhead command, and the project will be opened automatically.
- PlanAhead now utilizes the C-based Tcl version 8.5 open source engine.

- The `planAhead.log` and `planAhead.jou` files can now be viewed from within PlanAhead by selecting the *Tools > View PlanAhead Log File* or *Tools > View PlanAhead Journal File* commands.
- The *Run Properties > Monitor* view can now be toggled to update the command status live as commands are running or to allow you to scroll back and browse results without the view continually updating. The “*Automatically update the contents of this view*” Toolbar icon can be used to toggle the behavior. This capability also exists when displaying the `planAhead.log` and `planAhead.jou` files.

Known Issues

1) Simultaneous Edits while using PlanAhead with Project Navigator

Users should be careful not to edit sources in Project Navigator while PlanAhead is invoked from Project Navigator. When PlanAhead is invoked, the netlist and UCF file sources are passed to PlanAhead. After making edits in PlanAhead, the UCF file(s) are passed back. If edits are made in Project Navigator while PlanAhead is invoked, changes may be lost.

Solution:

Make and save all changes in PlanAhead and exit the tool prior to modifying sources in Project Navigator.

2) Replace All in RTL Editor only replaces from insertion point

The *Replace All* command in the RTL Editor only replaces text occurrences from the cursor insertion point to the end of the document. It does not wrap around to the beginning of the file to perform replacements

Solution:

Place the cursor at the top of the file prior to using the *Replace All* command.

3) Protected Cores with netlist security attributes not imported

If the design contains cores with the netlist security attribute, they are not imported by PlanAhead. The module will appear as a block box in PlanAhead. However, the original core files will be copied to the run directories and implemented. Implementation results for those cores are also not imported into PlanAhead.

4) VREF DRC incorrect for DIFF_HSTL_1 and DIFF_HSTL_II_18 for Spartan-3A

The Device Data Sheet and the PlanAhead DRC checks for these I/O standards are incorrect and may issue false errors.

Solution:

Ignore the DRC Errors.