ISE
Intellectual Property and Cores Overview
Intellectual Property (IP) refers to preconfigured logic functions that can be used in your design. Xilinx® provides a wide selection of IP that is optimized for Xilinx FPGAs. These can include functions delivered through the Xilinx CORE Generator™ software, through the Xilinx Architecture Wizard, as standalone archives, from third parties, through Xilinx Platform Studio (XPS), or through System Generator. Xilinx and its partner companies produce IP ranging in complexity from simple arithmetic operators and delay elements to complex system-level building blocks, such as Digital Signal Processing (DSP) filters, multiplexers, transformers, and memory. Xilinx IP is delivered through the following tools and mechanisms.
CORE Generator IP
The Xilinx CORE Generator software creates parameterizable versions of pre-defined "soft" IP optimized for Xilinx FPGAs. CORE Generator IP includes memories and FIFOs as well as Digital Signal Processing (DSP), math, standard bus interface, standard logic, and networking functions. For more information, see Working with CORE Generator IP.
Note For details on using the CORE Generator software, see the CORE Generator Help. In the Help Viewer, click the Synchronize TOC button Image to view all related Help topics.
Architecture Wizard IP
The Xilinx Architecture Wizard configures FPGA architectural or "hard" features and modules, such as digital clock managers (DCMs) or DSP48 blocks. The Architecture Wizard can easily create configurations that might otherwise require you to write a large set of constraints or HDL attributes. For more information, see Working with Architecture Wizard IP.
Note For details on Architecture Wizard options, click the More Info buttons in the Architecture Wizard.
Fixed Netlist IP
Fixed netlist IP is already synthesized and netlisted. Both "black box IP cores" delivered by AllianceCORE partners and other third party IP providers are considered fixed netlist IP. Xilinx and several AllianceCORE partners offer Xilinx-specific IP cores through the Xilinx IP Center. For more information, see Working with Fixed Netlist IP.
Microprocessor and Peripheral IP
Xilinx Platform Studio (XPS), available from the Embedded Development Kit (EDK), allows you to create embedded processor IP for use with both soft and hard embedded processors in Xilinx FPGAs. For example, you can use embedded IP to utilize the PowerPC® embedded hard processor or the MicroBlaze™ embedded soft processor. For more information, see Working with Microprocessor and Peripheral IP.
Note For more information on Xilinx Platform Studio (XPS), including how to purchase it, see the Embedded Development Kit Web page. For more information on the Embedded Development Kit (EDK), see the Embedded Development Kit Documentation.
System Generator for DSP
Xilinx System Generator allows you to design high performance DSP systems that can be implemented in an FPGA. This tool allows you to build DSP systems in Simulink® using the Xilinx Blockset, which contains functions for signal processing that are optimized for Xilinx FPGAs. For more information, see Working with System Generator Modules.
Note For more information on System Generator, see the System Generator for DSP Web page or the System Generator for DSP User Guide.
See Also

© Copyright 1995–2009, Xilinx® Inc. All rights reserved.