Running the Place and Route (PAR) Process
You can run the Place and Route (PAR) process
after you have mapped your design. The Place and Route process takes a
mapped Native Circuit Description (NCD) file, places and routes the design, and produces an NCD
file to be used by the programming file generator, BitGen.
For Spartan®-6, Virtex®-5, Virtex-6, and 7 series devices, the design is automatically
placed as part of the Map process, and the Place and Route process only
routes the design. For all other devices, you can enable the Perform
Timing-Driven Packing and Placement Map property
if you want to
place the design as part of the Map process.
To Run the Place and Route Process
- In the View pane of the Design panel, select Implementation.
- In the Hierarchy pane, select the top module .
- Optional. In the Processes pane, expand
the Implement Design process, right-click the Place & Route process, and select Process
Properties to set the Place and Route Properties.
- Double-click the Place & Route process.
All processes necessary to successfully complete the Place and Route process
are run automatically. The Place and Route process outputs an NCD file
that the programming file generator, BitGen, uses to create a BIT
© Copyright 1995–2013, Xilinx®
Inc. All rights reserved.