ISE Design Suite
Running the Place and Route (PAR) Process
You can run the Place and Route (PAR) process after you have mapped your design. The Place and Route process takes a mapped Native Circuit Description (NCD) file, places and routes the design, and produces an NCD file to be used by the programming file generator, BitGen.
For an overview of the Place and Route process, see the Implementation Overview for FPGAs. For detailed information about Place and Route, see the “PAR” chapter of the Command Line Tools User Guide (UG628).
Note For Spartan®-6, Virtex®-5, Virtex-6, and 7 series devices, the design is automatically placed as part of the Map process, and the Place and Route process only routes the design. For all other devices, you can enable the Perform Timing-Driven Packing and Placement Map property if you want to place the design as part of the Map process.
To Run the Place and Route Process
  1. In the View pane of the Design panel, select Implementation. Image
  2. In the Hierarchy pane, select the top module Image.
  3. Optional. In the Processes pane, expand the Implement Design process, right-click the Place & Route process, and select Process Properties to set the Place and Route Properties.
  4. Double-click the Place & Route process.
All processes necessary to successfully complete the Place and Route process are run automatically. The Place and Route process outputs an NCD file that the programming file generator, BitGen, uses to create a BIT file.
After running Place and Route, you can do any of the following:
  • View the Place and Route report. Image
  • Generate Post-Place and Route static timing. Image
  • Analyze the Post-Place and Route Static timing report. Image
  • Analyze timing and floorplan the design. Image
  • View or edit the routed design. Image
  • Run XPower Analyzer. Image
  • Generate power data. Image
  • Generate a post-Place and Route simulation model. Image
  • Generate an IBIS model. Image
  • Back-annotate pin locations. Image
  • Run the Generate Programming File process. Image

© Copyright 1995–2013, Xilinx® Inc. All rights reserved.